

---

# User Manual

## TPRO-cPCI

Synchronizable Timecode Generator  
with Compact PCI Bus Interface



## TSAT-cPCI

GPS-based Synchronizable  
Timecode Generator  
with CompactPCI Bus Interface

Revision 2.1

**KSI**  
a division of DSPCon, Inc.

**For technical support, contact KSI toll-free at 866-KSI-KSI3**

TPRO/TSAT-cPCI USER MANUAL  
Revision 2 —September 2001

A Publication of

**KSI**

© MMI

Printed in the United States of America. All rights reserved. Contents of this publication may not be reproduced, stored in or transmitted by a retrieval system, or transmitted in any form or by any means, electronic or mechanical, including photocopying or recording, without the written permission of KSI,

KSI has worked to verify the accuracy of the information contained in this document as of its publication date; however, such information is subject to change without notice and KSI is not responsible for any errors that may occur in this document.

Trademarks are acknowledged and are the property of their owners.

## REVISION HISTORY

Revision Date	Revision No.	Revised Section(s)	Comments/Notes
March 2001	—	—	Initial Revision
May 2001	1.1	All	Completely reformatted to reflect new design.
September 2001	2	Chapter 5	Removed detailed information about device drivers since the example code is no longer supplied.
May 2002	2.1	Chapter 4	Added combinations of negative values for the antenna, as well as the meter designator.

# Table of Contents

<b>CHAPTER ONE—OVERVIEW</b> .....	<b>7</b>
Introduction .....	8
General Information about GPS .....	8
Inspection .....	9
Jumper Settings .....	9
Figure 1.1–Jumper Settings.....	9
Bus Connector Not Soldered.....	10
External Connections .....	10
GPS Antenna Connector (TSAT-cPCI Only).....	10
Timing Connector .....	11
Breakout Cable.....	11
Timecode Input .....	11
Timecode Output.....	12
Time Tag Input.....	12
1 PPS Output .....	13
Oscillator Output .....	13
Heartbeat Output .....	13
Match Output.....	13
In-Sync Output .....	13
Indicator Lights .....	13
ACQ Indicator Light .....	14
SYNC Indicator Light.....	14
<b>CHAPTER TWO - SPECIFICATIONS</b> .....	<b>15</b>
General .....	16
CompactPCI® (cPCI) Interface.....	16
On-board Clock .....	16
External GPS Receiver/Antenna .....	17
Supplied GPS Antenna Cable.....	17
Optional Extension Cable for TSAT-cPCI.....	18
Timecode Input .....	18
Timecode Output.....	18
Time Tag Input.....	18
1PPS Output .....	19
Oscillator Output .....	19
Heartbeat Output .....	19
Match Output.....	19
In-Sync Output .....	20
Standard Options .....	20
<b>CHAPTER THREE – REGISTER LEVEL DESCRIPTION</b> .....	<b>21</b>
Numbering Conventions.....	22
Base Address .....	22
ASCII Strings .....	22
Register Map .....	23
Forced Reset (tbreg_reset) .....	23
Command Register (tbreg_cmd[3:0]) .....	23
Response Register (tbreg_response[3:0]).....	23
Interrupt Enable Register (tbreg_irq_en).....	24

Clear Flag - Match Register (tbreg_clrflag_m).....	24
Clear Flag - Heartbeat Register (tbreg_clrflag_hb).....	24
Clear Flag - Command Overflow (tbreg_clrflag_cmov).....	24
Clear Flag - Sync Change (tbreg_clrflag_sc).....	24
Status Register (tbreg_status).....	25
Flag - Acquire .....	25
Flag - Sync .....	25
Flag - Command Overflow .....	26
Flag - Match.....	26
Flag - Heartbeat.....	26
Flag - Time Tag .....	26
Flag - Command Complete.....	26
Flag - Sync Change .....	26
Interrupt Enables.....	26
IRQ Enable - Match.....	26
IRQ Enable - Heartbeat.....	26
IRQ Enable - Time Tag.....	27
IRQ Enable - Command Complete .....	27
IRQ Enable - Sync Change .....	27
Enable/Disable Time Tag Input .....	27
Synchronization Source Indicator.....	27
Time Tag Event Counter.....	27
Testpoint - Interrupt .....	28
Testpoint - GPS Antenna .....	28
Clock Time Registers.....	28
<b>CHAPTER FOUR – COMMANDS &amp; RESPONSES.....</b>	<b>29</b>
Introduction.....	30
Set Time .....	30
Set Year.....	32
Set Match Start Time.....	33
Set Match Stop Time.....	34
Set Heartbeat Divider.....	34
Examples for Setting the Heartbeat.....	35
Select Oscillator Output Frequency.....	36
Set Offset Time .....	36
Read Number of Satellites Tracked & Altitude.....	37
Read Longitude .....	38
Read Latitude .....	38
Enable/Disable Synchronization Flat .....	39
Read Synchronization Enable Flag .....	39
Factory Test Messages .....	39
Read Version.....	40
Lamp Test.....	40
Blink Yellow Mode.....	40
<b>CHAPTER FIVE—DRIVER SUPPORT .....</b>	<b>43</b>
Driver Support.....	44

*This page intentionally left blank.*

# Chapter One

---

Overview

## Introduction

The TPRO-cPCI and TSAT-cPCI provide high-accuracy timing functions on a plug-in board for the CompactPCI<sup>®</sup> computer bus. The board has an on-board clock, which is kept in sync to either an external timecode input (TPRO-cPCI) or to time provided by the GPS satellites (TSAT-cPCI). Several timing functions are derived from the on-board clock, including a programmable periodic pulse rate output ("Heartbeat"), a programmable start/stop output ("Match"), a selectable frequency output ("Oscillator Out", 1 kHz, 1, 5, or 10 MHz), and a time-stamping input ("Time-Tag").

The TSAT-cPCI includes an externally mounted GPS antenna and a 100-foot cable to connect the antenna to the board. The GPS satellites provide continuous time and position information, available anywhere in the world. It automatically syncs its on-board clock to the time transmitted by the GPS satellites. The board outputs a timecode signal, in IRIG-B format, which conveys the day, hour, minute, and second, and also has a 1 kHz carrier referenced to the on-board oscillator.

The TPRO-cPCI is similar to the TSAT-cPCI, except it obtains time from an input timecode. The timecode can be in IRIG-A, IRIG-B or NASA36 format; the board automatically detects which format is being used. Timing accuracy is the same regardless of which format is being used. The timecode conveys the day, hour, minute, and second. The on-board 10 MHz oscillator is disciplined to maintain a 1  $\mu$ s accuracy. An IRIG-B timecode output is provided, which is in-sync with the incoming timecode.

Either board may be used as a stand-alone timecode generator. The computer programs the day, hour, minute, and second. The board then continues to count from that time, using the on-board oscillator as the timebase reference. This is called "freewheeling."

The host computer communicates to either board through a set of memory-mapped registers. When the computer boots up, the board identifies itself to the CompactPCI<sup>®</sup> bus by specifying the unique Subsystem Vendor ID and Subsystem Device ID. The host computer can then read the instantaneous time, and command the board to set time, and/or to provide an interrupt at a periodic rate, at a specified time, and/or when a time-tag event occurs.

Front panel indicator lights indicate when the board is in the process of synchronizing ("acquiring") the GPS or timecode input signal, and when the board has established valid synchronization. The host computer can also interrogate the status register to determine these and other conditions.

## General Information about GPS

(This is only applicable to the TSAT-cPCI board.) The United States government operates a set of approximately 32 satellites, collectively known as the "GPS Constellation" or "GPS Satellites." Each satellite has an internal atomic clock, and transmits a signal specifying the time and satellite position. On the ground, the GPS receiver determines its position (longitude, latitude, and elevation) and the time by decoding the signals simultaneously from at least four of the GPS satellites.

The satellite orbits are circular, inclined approximately 56 degrees from the equator, orbiting the Earth once every 11 hours. There are several different orbital planes, providing continuous coverage to all places on Earth. The GPS receiver uses an omni-directional antenna; the satellites move slowly across the sky (they are not at fixed locations.)

Each satellite transmits a spread-spectrum signal, centered at 1575.42 MHz. When power is first applied, the GPS receiver begins searching for the satellites. It does this by searching for each satellite individually, listening for each satellite's distinct spread-spectrum hopping sequence. This process can take a few minutes, as the receiver locates satellites, refines its position, and determines which satellites to search for, through an iterative process.

The GPS receiver remembers the last known position when the power is turned off. This results in faster satellite acquisition the next time it is turned on. However, if the antenna has been moved more than a few miles, acquisition time will be slightly longer, as it must first re-compute the position.

The GPS receiver is built into the antenna housing, and communicates to the board via a serial (RS-422) interface. Power (+12V) is supplied from the board. The unit comes with a 100-foot cable. Extension cables are available, in 100-foot lengths. The maximum total length is 500 feet. The connectors on the extension cables are not weatherproof, thus, only the first 100-feet can be outdoors. The cable consists of several twisted pairs (not coaxial cable), and a foil shield.


## Inspection

Verify that the following items were received:

Item	Quantity	Description
1	1	Operation & Maintenance Manual
2	1	Board
3	1	Breakout Cable (DB-15 to several BNC connectors)
4	1	GPS Receiver/Antenna (TSAT-cPCI only)
5	1	100-foot Antenna Cable (TSAT-cPCI only)

Driver software diskette(s) are ordered separately. Verify that the diskette(s), if ordered, are for the correct operating system (450-23 for Windows; 450-24 for Linux; 450-25 for OS2; and 450-26 for VxWorks).

## Jumper Settings



The board has three push-on configuration jumpers. Verify that these are installed as shown. (Certain custom options may arrange these jumpers differently than shown in Figure 1.1. Such options will include supplemental instructions explaining jumper settings.) Jumper numbers are not printed on the board.

Figure 1.1—Jumper Settings

Jumper 11 to 12 connects the programmed Oscillator Output frequency to the RS-422 driver input. Jumper 13 to 14 connects the HEARTBEAT output from the on-board circuitry to the TIMING connector. Jumper 15 to 16 connects the MATCH output from the on-board circuitry to the TIMING connector.

The normal jumper setting consists of jumpers at locations 11 to 12, 13 to 14, and 15 to 16; and no jumpers at 1 to 2, 3 to 4, 5 to 6, 7 to 8, and 9 to 10, as shown above. Jumpers 1-10 are reserved for custom options (not the -05 option).

## Bus Connector Not Soldered

The CompactPCI® bus connector (J1) is not soldered to the board. This is normal. The connector is designed to be press-fitted into the board.

## External Connections

Only those functions that are actually used need to be connected. Always turn the computer's power off before connecting or disconnecting.

## GPS Antenna Connector (TSAT-cPCI Only)

The TSAT-cPCI has a high-density 15-pin plug connector, labeled "GPS ANTENNA", which connects to the GPS antenna, via the supplied cable. The supplied cable, and the optional extension cable, include shielding to meet EMI requirements. Use of other cables is not recommended. The optional extension cable is for indoor use only.

When power is first applied, the board sends initialization commands to the receiver/antenna. For this reason, do not disconnect and reconnect the antenna while power is applied.

## Timing Connector

Both the TPRO-cPCI and TSAT-cPCI have a DB-15 socket connector, labeled "TIMING". The pinout of this connector is the same for both TPRO-cPCI and TSAT-cPCI, as follows:

<b>Pin</b>	<b>Function</b>	<b>Type</b>
1	Timecode Input+	Differential Analog
2	Timecode Input-	Differential Analog
3	Signal Ground	---
4	Timecode Output	Single-ended Analog
5	Signal Ground	---
6	Match Output	TTL Output
7	Signal Ground	---
8	Oscillator Output+	RS-422 Output
9	In-Sync Output Open	Collector
10	Time-Tag Input	TTL Input
11	1PPS Sync Input	TTL Input
12	1PPS Output+	RS-422 Output
13	1PPS Output+	RS-422 Output
14	Heartbeat Output	TTL Output
15	Oscillator Output-	RS-422 Output

This pinout is different than KSI's TPRO/TSAT/TSATPRO series boards.

## Breakout Cable

A cable assembly, called a Breakout Cable, is supplied with each board to access the most-commonly-used features. This cable consists of a 15-pin plug and five BNC sockets. Standard boards are supplied with breakout cable number 0810545 .

The breakout cable for standard boards uses a shorter cable for the Timecode Input than for the other signals. This is because the Timecode Input is a differential signal; the shield (Timecode Input-) is not connected to Signal Ground on the board. The shorter cable prevents the shield from touching the other shields, thus preserving the isolation from Signal Ground. (In most applications, the Timecode Input- is connected to Signal Ground on the user's end.)

## Timecode Input

This differential analog signal consists of an amplitude-modulated sine wave. It can be IRIG-A, IRIG-B, or NASA36 format. The board automatically detects the format and establishes synchronization. No commands need to be sent from the host computer to establish synchronization.

The carrier frequency depends on the code format (1 kHz for IRIG-B and NASA36, 10 kHz for IRIG-A). IRIG-B is by far the most popular format. The sine wave has two distinct amplitudes, called mark and space. The ratio of mark:space is 3:1. An AGC circuit accommodates a wide range of possible input amplitudes, as described in the Specifications section.

Timecodes, regardless of format, convey the Julian day (001-366), hour, minute, and second. Precise frequency is also conveyed. The year and date are not conveyed. The board phase-locks its on-board

oscillator to the timecode carrier. This allows the board's timing functions to have an accuracy of one microsecond. The accuracy is the same regardless of which timecode format is used.

Timecodes are essentially audio signals. They can be distributed by coax or twisted pairs for long distances (several hundred feet) without degradation. Cable and termination impedance is not critical, as the signal consists of a low-frequency sine wave. A single output can drive many (>10) inputs.

The timecode can be recorded on tape to time-stamp data, but there are several drawbacks to this. First, precision boards such as TPRO-cPCI will not synchronize to a timecode being played back from tape, due to timebase flutter. Also, when recording, it is often necessary to reduce the amplitude of the signal, otherwise the recorder's AGC will compress the high and low parts to be the same amplitude, losing the timing information.

Digitizing the timecode is not recommended, as the precise frequency information, contained in the carrier frequency, is lost. The board probably will not synchronize to a digitized reproduction of a timecode, due to timebase errors.

## Timecode Output

The board outputs an IRIG-B timecode signal, capable of driving many (>10) boards.

The on-board clock generates the Timecode Output. It is always present. When the board is powered-up it begins counting from Day 001, hour 00, minute 00, second 00 (001:00:00:00). Valid Julian days range from 001 to 366. The invalid Julian day number (000) signifies that the clock has not been set. The Timecode Output will jump to the correct time when the clock is set (via the computer bus), or when synchronization is established with the Timecode Input (TPRO-cPCI) or to GPS (TSAT-cPCI).

There are two methods for using the Timecode Output to drive multiple boards' inputs. The "T" method connects the output of the master to each slave's input. The advantage is that, if any board loses the incoming signal, it will report a loss of sync and will not affect the other slaves. The disadvantage is that an additional connector (usually a BNC "T") is needed at all but the master and last slave boards.

The other method is called "loop-through." The output of the master is connected to the input of the first slave. The output of the first slave is connected to the input of the second slave, and so on. The advantage is that no additional connectors are needed. But, if the signal is lost at a given board, all boards "downstream" from that board will have lost sync with the master. They will be in sync with each other (this is usually an advantage), but they cannot recognize/indicate loss of master sync (a disadvantage).

The user must determine which method is most suitable for the application. Most applications use the "T" method.

## Time Tag Input

The board latches the on-board clock time into a holding register on the rising edge of this signal. The user's software is responsible for ensuring that each event is read before the next occurs.

This is a TTL input with an on-board 10K pull-up resistor to +5V.

## 1 PPS Output

This one pulse per second output comes from the on-board clock. It is present regardless of whether the board is synchronized or freewheeling. An RS-422 driver and series 10-ohm resistors in each line are on-board. The recommended termination is 120-ohms, ½ watt, line-to-line (not to ground). The 1PPS Output can be used as a single-ended TTL signal.

## Oscillator Output

Software selects whether this signal is 10 MHz, 5 MHz, 1 MHz, 1 kHz, or Off. It is an RS-422 signal with 10-ohm resistors in each line on the board. The recommended termination is 120-ohms, ½ watt, line-to-line (not to ground). The driver is enabled (not tri-stated), held in the "zero" condition, when in the Off mode.

## Heartbeat Output

This is a programmable, periodic pulse with a TTL driver. It is present regardless of whether the board is synchronized or freewheeling.

## Match Output

The Match Output goes high at a preset time, and low at another preset time, much like an alarm clock. It is a TTL output.

## In-Sync Output

This is the same signal that lights the green SYNC light on the front panel and drives the Flag - Sync bit in the Status Register. It is an open-collector output, suitable for driving an LED or a small relay. It can also be used to drive TTL logic by connecting an external 4.7K pull-up resistor to +5V. Use of a Schmitt Trigger (e.g. - 74HCT14) input is recommended, as the rise time will be relatively slow. Rise time is determined by the external pull-up resistor and the distributed cable capacitance.

The In-Sync output conducts current to ground when the board is in-sync with GPS or the timecode input. It also pulses low briefly during power-on reset, or when a Forced Reset or Lamp Test command is issued. This provides a means of testing the external relay or LED.

## Indicator Lights

The front panel has two indicator lights.

## ACQ Indicator Light

The yellow ACQ indicator is lit when the board is in the process of acquiring either the GPS satellite signals or the incoming timecode. The ACQ indicator is not lit if the timecode input is not present, nor if the serial communication to the GPS receiver has errors, or if the board is in-sync.

The ACQ indicator is also lit momentarily during power-on reset, or when a Forced Reset or Lamp Test command is issued, or when any command is sent to the board when the Blink Yellow Mode is enabled.

## SYNC Indicator Light

The green SYNC indicator lights when the board has established synchronization with the GPS satellite signal, or input timecode.

The SYNC indicator is also lit momentarily during power-on reset, or when a Forced Reset or Lamp Test command is issued.

# Chapter Two

---

## Specifications

Specifications are applicable to both TPRO-cPCI and TSAT-cPCI unless otherwise stated.

## General

Size (board)	100mm,160 mm, 1.6mm (H,D,T) (3.94 inch, 6.30 inch, 0.063 inch) (H,D,T)
Size (front panel)	3U x 4HP 128.7 mm, 20.32 mm (H,W) (5.07 inch, 0.80 inch) (H,W)
Circuit Board Material	UL 94V-0 FR-4
Power (TSAT-cPCI)	+5V $\pm$ 5%: 425 mA max +12V $\pm$ 5%: 425 mA max -12V $\pm$ 5%: 50 mA max
Power (TPRO-cPCI)	+5V $\pm$ 5%: 425 mA max +12V $\pm$ 5%: 225 mA max -12V $\pm$ 5%: 50 mA max
Operating Temperature	TSAT-cPCI: -30 – 75 C (-22 to 167 F) TPRO-cPCI: 0 to 70 C (32 to 158 F)
Storage Temperature	-40C to +60C (-40F to +140F)
Humidity	0 to 95%, non-condensing
<i>TIMING</i> Connector	DB-15 Socket, 15 pins
<i>GPS ANTENNA</i> Connector	High-Density D-type Plug, 15 pins

## CompactPCI<sup>®</sup> (cPCI) Interface

CompactPCI <sup>®</sup> Interface	Standard 32-bit (J1 only)
CompactPCI <sup>®</sup> Spec	2.0 Compliant
Memory Map	64 consecutive 32-bit words (256 bytes)
I/O Map	(none)
Chipset Vendor ID (PLX Technology, Inc.)	0x10b5
Chipset Device ID (PLX 9050 Chip)	0x9050
Subsystem Vendor ID (KSI)	0x1347
Subsystem Device ID (TPRO-cPCI)	0x7000
Subsystem Device ID (TSAT-cPCI)	0x7100

## On-board Clock

Synchronization to GPS (TSAT-cPCI)	$\pm$ 1 uS max
Synchronization to Timecode Input (TPRO-cPCI)	$\pm$ 1 uS max
Timebase (freewheeling)	TSAT-cPCI $\pm$ 25 ppm( $\pm$ 25 uS per Sec)
Timebase (freewheeling)	TPRO-cPCI $\pm$ 100 ppm( $\pm$ 100 uS per Sec)
Timebase (freewheeling)	TSAT-cPCI: $\pm$ 1 PPM in one minute TPRO-cPCI-05: $\pm$ 10 PPM in one minute
Range	366:23:59:59.999999
Resolution	1 uS



## Note

*The standard oscillator for the TPRO-cPCI has a wide tuning range to accommodate input timecode from a variety of different sources. The -05 option provides a high performance oscillator, but also tightens the timebase requirement for the user's input timecode. The TSAT-cPCI always has the high performance oscillator, hence the -05 option is not applicable to TSAT-cPCI.*

## External GPS Receiver/Antenna (TSAT-cPCI Only)

Number of Satellites Tracked	12 max
Acquisition Time (Warm Start)	45 seconds (typical)
Acquisition Time (Cold Start)	2 minutes (typ), 15 minutes (max)
Frequency	1575.42 MHz (Receive Only, L1 Band, C/A Code, SPS)
Sync to UTC	±130 nS (1 sigma, stationary location)
Altitude	-400 m to +8,000 m (-1,312 ft to +25,000 ft)
Position Accuracy	40 meters (135 ft) 2dRMS
Datum	WGS-84
Operating Temperature	-30C to +75C (-20F to +165F)
Storage Temperature	-55C to +90C (-65F to +195F)
Humidity	MIL STD 810E, Method 507.3, Procedure I, II, III (95%)
Weatherproof	MIL STD 810E, Method 512.3
Salt Fog	MIL STD 810E, Method 509.3 (48 hours)
Ultraviolet Protection	ASTM G53-88
Transient Protection	600 Watts, 1 mS (data and power lines)
ESD	IEC 1000-4-2 Level 4 (-8 KV to +8 KV)
EMI	FCC Part 15 Class B, European CE
Size	115 mm, 90 mm (4.5 inch, 3.6 inch) (Dia., H)
Mass	475 g (16.8 oz.)
Mounting	1-14 UNS threads x 1 inch deep
Mating Connector	Deutsch MMP26C-2212S1 Plug Housing with Deutsch 6862-201-22278 Contact Sockets

## Supplied GPS Antenna Cable (TSAT-cPCI Only)

Length	30.5 m ± 0.3 m (100 ft ± 1 ft)
Cable Size	9 mm (0.4 inch) O.D.
Antenna Connector Size	20 mm (0.8 inch) O.D.
Board Connector Size	34 mm X 16 mm (1.4 inch x 0.6 inch)
Outer Jacket	Black PVC with U/V Stabilizer/Inhibitor
Internal Wires	5 Twisted Pairs, 22 AWG, stranded, insulated wire
EMI Shield	Foil (100% Coverage) and drain wire

## Optional Extension Cable for TSAT-cPCI (TRIM-CAB-D-D-100)

Length	30.3 m $\pm$ 0.3 m (99.5 ft $\pm$ 1 ft)
Cable Size	9 mm (0.4 inch) O.D.
Connector Size (both ends)	34 mm X 16 mm (1.4 inch x 0.6 inch)

## Timecode Input (TPRO-cPCI)

Connector	DB-15 <i>TIMING</i> , Pins 1(+) and 2(-)
Format (detected automatically)	IRIG-B(122) or IRIG-A(132)
Amplitude (mark)	1.2 Vp-p (min), 8.0 Vp-p (max)
Modulation Ratio	2:1 min, 3:1 typical, 4:1 max
Timebase Error	$\pm$ 75 ppm max ( $\pm$ 25 ppm max with -05 option)
Input Impedance	10K ohm
Common-Mode Voltage (relative to signal ground)	$\pm$ 100 V max
Acquisition Time	15 seconds max

## Timecode Output

Connector	DB-15 <i>TIMING</i> , pin 4
Format	IRIG-B(122)(CF and SBS fields not used)
Amplitude (mark)	3.0 Vp-p min, 4.0 Vp-p typical, 6.5 Vp-p max
Modulation Ratio	3:1 (typical)
Timebase Error	same as specified for the on-board clock

## Time Tag Input

Connector	DB-15 <i>TIMING</i> , pin 5
Tagged Edge	Rising
Input Voltage (high)	+2.2 V min, +5.1 V max
Input Voltage (low)	-0.1 V min, +0.4 V max
Input Current (high)	100 uA max
Input Current (low)	-600 uA max
Input Termination (on-board)	10.7K ohms to +5 Volts
Rise/Fall Time	150 nS max
Pulse Width (time high)	1 uS min, 999.999 mS max
Time Between Each Rising Edge	500 uS min
Repetition Rate	2000 events/second max
Time Tag Accuracy	$\pm$ 1 uS

## 1PPS Output

Connector	DB-15 <i>TIMING</i> , pins 13(+) and 12(-)
Output Type	Differential RS-422
Recommended Termination	120-ohms, ½ watt, line-to-line
On-Time Edge	Rising
Timebase Error	same as on-board clock
Differential Output Voltage	3.0 Vp-p typical into 120 ohms
Output Skew (pin 13 to pin 12)	5 nS typical
Pulse Width	4 uS typical

## Oscillator Output

Connector	DB-15 <i>TIMING</i> , pins 8(+) and 15(-)
Output	Off, 1 kHz, 1 MHz, 5 MHz, or 10 MHz (programmable)
Power-on Default Frequency	Off
Output Type	Differential RS-422
Wave Shape	Squarewave, 40%/60% duty cycle
Recommended Termination	120-ohms, ½ Watt, line-to-line
Differential Output (into 120 ohms)	2.5 Vp-p (1 kHz or 1 MHz) 2.0 Vp-p (5 MHz) 1.7 Vp-p (10 MHz)
Output Skew (pin 8 to pin 15)	5 nS typical
Cable Length* (1 kHz or 1 MHz)	76 m (250 ft) max
Cable Length* (5 MHz)	23 m (75 ft) max
Cable Length* (10 MHz)	3 m (10 ft) max

\* recommended cable is 22 AWG twisted, shielded pair. Connect shield to connector shell.

## Heartbeat Output

Connector	DB-15 <i>TIMING</i> , pin 14
Wave Shape	Pulse
Pulse Polarity	Programmable
Pulse Width	100 nS, 333 nS, 1 uS, or 1 mS (Programmable)
Output Voltage (high)	2.4 V min at 2.5 mA
Output Voltage (low)	0.4 V max at -2.5 mA
Output Current (high or low)	2.5 mA max
Range	200 nS to 65.5 Seconds
Power-on Default	Disabled

## Match Output

Connector	DB-15 <i>TIMING</i> , pin 6
Output Voltage (high)	3.8 V at 4 mA
Output Voltage (low)	0.3 V at -4 mA
Output Current (high or low)	±6 mA max
Setability	1 uS
Timebase Error	same as on-board clock

## In-Sync Output

	DB-15 TIMING, pin 9
Output Type	Open Collector
External Pull-up Voltage	+27 VDC max
Output Voltage (low)	+0.5 V max at -20 mA
Output Current (low)	-20 mA max



### Caution

*An external diode is required when driving inductive loads (e.g. - relays). The diode should be physically located as close to the load as possible, connected across the load so that it is reverse-biased when this output is low. The user is responsible for choosing the proper diode, capable of suppressing the induced energy from the collapsing magnetic field.*

## Standard Options

The following options are available. Append the option number(s) to the board's part number when placing orders. For example, to order a TPRO-cPCI with option -05, the complete part number becomes TPRO-cPCI-05.

Option	Applicability	Description
-05	TPRO-cPCI only	High performance oscillator

# Chapter Three

---

## Register Level Description

## Numbering Conventions

Throughout this manual, hexadecimal number values are denoted with the "0x" prefix. For example, "0x1234" represents the hexadecimal value "1234", which is 4660 in decimal notation, and "0001 0010 0011 0100" in binary notation.

Also, "\0" denotes the single ASCII "null" character, which has a value of zero (0x00). It indicates the end of an ASCII string.

## Base Address

All accesses to the board consist of reading or writing 32-bit word values. The base address is assigned at power-on by the BIOS software. The absolute memory address is computed as the Base Address plus a constant Offset. Addresses count bytes (8 bits), but data is transferred as words (32 bits). Thus, the offset for each register is a number evenly divisible by four.



### Note

*Some of the registers use less than 32-bits. For clarity, only those bits actually used are described in this manual. All unused bits must be ignored to maintain compatibility with future revisions.*

## ASCII Strings

Some of the commands and responses consist of ASCII strings. Four ASCII bytes are grouped together in a single 32-bit word. The first character in the string is in the lowermost part of the word (bits 07:00), the next character byte is in bits 15:08, the next is in bits 23:16, and the fourth character in the string is in bits 31:24. For responses, which use more than four characters, the fifth character is in bits 07:00 of the word located at the next (higher) address, etc.

The "null" character denotes the end of an ASCII string. This is a single 8-bit number, value 0x00, and is written as "\0" in this manual. For example, the string "TEST12.3456\0" stored in the Response Register (tbreg\_response[0] through tbreg\_response[3]) would appear in memory as:

<i>Offset</i>	<i>Contents</i>	<i>Description</i>
0x30	0x54534554	'T' 'S' 'E' 'T'
0x34	0x332e3231	'3' '.' '2' '1'
0x38	0x00363534	'\0' '6' '5' '4'
0x3c	0x????1234	Echo of command 0x1234

**(?? denotes an undefined value)**

Not all commands and responses are ASCII strings. Some use straight binary format, and others use Binary Coded Decimal (BCD) format.

## Register Map

The registers are mapped into 64 words (256 bytes) of consecutive memory space as shown below. The absolute memory address is computed as Base+Offset. "tbreg\_" means "timing board register."

For some registers, the content of the data written is irrelevant; the act of writing (any value) to the register triggers an event.

<i>Offset</i>	<i>Name (read)</i>	<i>Name (write)</i>
0x00	tbreg_status	tbreg_irq_enable
0x04	tbreg_clk_upper	tbreg_clrflag_m
0x08	tbreg_clk_lower	tbreg_clrflag_hb
0x0c	tbreg_clk_date	tbreg_clrflag_cmov
0x10	tbreg_ttag_status	tbreg_sim_ttag
0x14	tbreg_ttag_upper	tbreg_clrflag_sc
0x18	tbreg_ttag_lower	
0x1c	tbreg_ttag_date	
0x20		tbreg_cmd[0]
0x24		tbreg_cmd[1]
0x28		tbreg_cmd[2]
0x2c		tbreg_cmd[3]
0x30	tbreg_response[0]	
0x34	tbreg_response[1]	
0x38	tbreg_response[2]	
0x3c	tbreg_response[3]	
0x40		tbreg_reset

0x44 through 0xfc are reserved for future use.

### Forced Reset (tbreg\_reset)

Writing (any value) causes the board's embedded microprocessor to be reset. The board's bus interface logic is not reset. The user must wait for eight seconds after issuing this command before accessing the board.

### Command Register (tbreg\_cmd[3:0])

Commands are sent to the board by writing parameters (if any) to tbreg\_cmd[2:0], then writing the command code to tbreg\_cmd[3]. Commands are described in detail in Section 4.

### Response Register (tbreg\_response[3:0])

Responses to commands are placed in the response register. Responses are described in detail in Section 5.

### Interrupt Enable Register (tbreg\_irq\_en)

The user can specify which of several possible conditions will generate an interrupt. The individual bits correspond to the IRQ Enable bits in the Status Register.

### Clear Flag - Match Register (tbreg\_clrflag\_m)

Writing (any value) clears Flag - Match.

### Clear Flag - Heartbeat Register (tbreg\_clrflag\_hb)

Writing (any value) clears Flag - Heartbeat.

### Clear Flag - Command Overflow (tbreg\_clrflag\_cmov)

Writing (any value) clears Flag - Command Overflow.

### Clear Flag - Sync Change (tbreg\_clrflag\_sc)

Writing (any value) clears Flag - Sync Change.

## Status Register (tbreg\_status)

The Status Register is defined as shown below. Reading the Status Register also loads the instantaneous Clock Time and Clock Date Registers.

<i>Bit</i>	<i>Name</i>	<i>Definition (1=asserted)</i>
31:30		(reserved for future use)
29	tbstat_f_cmov	Flag - Command Overflow
28	tbstat_tp_int	Testpoint - Interrupt
27:24	tbstat_ttec[3:0]	Time Tag Event Counter
23:21		(reserved for future use)
20	tbstat_tp_gps	Testpoint - GPS Antenna
19		(reserved for future use)
18:16	tbstat_ssi[2:0]	Synchronization Source Indicator
15		(reserved for future use)
14	tbstat_ttenable	Enable/disable Time Tag input
13	tbstat_irq_sc	IRQ Enable - Sync Change
12	tbstat_irq_cc	IRQ Enable -Command Complete
11		(reserved for future use)
10	tbstat_irq_tt	IRQ Enable - Time Tag
09	tbstat_irq_hb	IRQ Enable - Heartbeat
08	tbstat_irq_m	IRQ Enable - Match
07	tbstat_f_sc	Flag - Sync Change
06	tbstat_f_cc	Flag - Command Complete
05		(reserved for future use)
04	tbstat_f_tt	Flag - Time Tag
03	tbstat_f_hb	Flag - Heartbeat
02	tbstat_f_m	Flag - Match
01	tbstat_f_sync	Flag - Sync
00	tbstat_f_acq	Flag - Acquire

### **Flag - Acquire**

This status bit is asserted when the board detects that a timecode is present (before synchronization is established), or when the GPS receiver is connected, but not tracking satellites. It is not asserted if no timecode is connected to the input.

This bit corresponds to the yellow ACQ panel indicator, except this bit is not asserted during the lamp test or in response to a command while in Blink Yellow Mode.

### **Flag - Sync**

This is the only bit to examine to determine if the board has established synchronization. It is asserted when the board is properly synchronized to the incoming timecode, or to the GPS satellites. It also indicates that the computed longitude, latitude, and altitude are valid (TSAT-cPCI).

This bit corresponds to the green SYNC panel indicator, except this bit is not asserted during the lamp test.

***Flag - Command Overflow***

This bit is intended to be a tool for debugging user-written software. It is asserted if the user's software sends a command (writes to `tbreg_cmd[3]`) when the board is not ready to accept a new command. It is de-asserted by writing (any value) to `tbreg_clrflag_cmov`.

***Flag - Match***

Asserted when the Match Start time occurs. Reset this bit by writing (any value) to the `tbreg_clrflag_m` register. The Match Stop time does not affect it. This bit might be set at power-on reset; the user must clear this bit before setting the Match Start time.

***Flag - Heartbeat***

Each Heartbeat pulse sets this flag; the user clears it by writing (any value) to `tbreg_clrflag_hb`. The user's software must be fast enough to clear each Heartbeat before the next one occurs. This bit might be set at power-on reset; the user must clear this bit before using it.

The next Heartbeat output pulse will happen regardless of whether the user has cleared this flag. The user's software does not need to clear the Heartbeat Flag if the user's software does not interrogate this flag.

***Flag - Time Tag***

This is asserted when a Time Tag event occurs. The user acknowledges the Time Tag event, and de-asserts this bit, by reading the `tbreg_ttag_date`. This bit might be set at power-on reset; the user must clear this bit before using it.

***Flag - Command Complete***

This indicates that the board is ready to accept a new command in the `tbreg_cmd[3:0]` register. Writing to `tbreg_cmd[0]` clears this bit. The board will assert it after processing the command. The user must always check that this bit is asserted before sending a command.

***Flag - Sync Change***

This bit is asserted when Flag - Sync changes state, either from not in sync to in sync, or vice versa. Writing (any value) resets it to `tbreg_clrflag_sc`.

***Interrupt Enables***

These six bits are asserted or de-asserted by writing to the corresponding bits in the Interrupt Enable Register. The user can read-back these bits by reading the Status Register. Writing "1" enables the interrupt. The power-on default is "0".

The interrupt will be asserted as long as the Interrupt Enable and Flag bits are both "1". Be sure that the corresponding flag bit is not asserted before setting the Interrupt Enable bit, otherwise, an unexpected interrupt will occur. The user's interrupt handler software acknowledges the interrupt by clearing the corresponding flag bit.

***IRQ Enable - Match***

Enables an interrupt when Flag - Match is asserted.

***IRQ Enable - Heartbeat***

Enables an interrupt when Flag - Heartbeat is asserted.

### ***IRQ Enable - Time Tag***

Enables an interrupt when Flag - Time Tag is asserted.

### ***IRQ Enable - Command Complete***

Enables an interrupt when Flag - Command Complete is asserted.

Use this interrupt carefully. The only way to clear Flag - Command Complete is to send another command. This interrupt might be useful if a series of commands are to be sent, but most applications will not use this feature.

### ***IRQ Enable - Sync Change***

Enables an interrupt when Flag - Sync Change is asserted. This is useful for determining that synchronization has been established or lost.

### ***Enable/Disable Time Tag Input***

This bit enables (1) or disables (0) the Time Tag Input on the TIMING connector. Write "1" or "0" to the corresponding bit in the Interrupt Enable Register. The user can read-back this bit by reading the Status Register. The power-on default is "0" (disabled).

### ***Synchronization Source Indicator***

These three bits indicate which input time source is being used. This is intended for diagnostic purposes only.

tbstat_ssi[2:0]	Input Time Source
000	Searching for timecode input (TPRO-cPCI) Acquiring GPS satellites (TSAT-cPCI)
001	Timecode Input (IRIG-A autodetected)
010	Timecode Input (IRIG-B autodetected)
011	Timecode Input (NASA36 autodetected)
100	GPS Satellites
Others	Reserved for future use

### ***Time Tag Event Counter***

This is intended for diagnostic purposes only. It counts the number of time tag events that have occurred since the time tag registers were read. If it reaches maximum count (0xf) it will remain at maximum count.

The board only latches one time tag event. If another event occurs before the user reads the time tag registers, the second event will be lost (not latched). This counter can be used to determine if time tag events are being lost. Read this counter immediately prior to reading the time tag registers. If the count is zero, no events have occurred. If it is one, the time tag registers contain the latest event time, and no events have been lost. If it is greater than one, some time tag events have been lost.

The user's software must be able to read the time tag register faster than the event repetition rate. External hardware can be used to divide the time tag signal, so only every fifth event is tagged (for example). Such hardware is the user's responsibility.

### ***Testpoint - Interrupt***

This status bit is asserted when the board is asserting an interrupt. This is for diagnostic purposes only. The user should only examine the Flag bits, in conjunction with the IRQ Enable bits, to determine which interrupt to service.

### ***Testpoint - GPS Antenna***

The board receives various messages from the GPS receiver/antenna. This bit is asserted when the board determines that the received messages are in the proper format. This does not indicate that it is tracking satellites; it only means that the communication between the board and the receiver/antenna is functioning properly.

If this bit is not asserted, the most likely problem is that the antenna cable is disconnected.

This bit will not be asserted during the first few seconds after a power-on reset or Forced Reset command. The TPRO-cPCI will always de-assert this bit. For this reason, do not use this bit to disqualify the board's data. Instead, use this bit only as a troubleshooting tool.

## **Clock Time Registers**

(tbreg\_clk\_upper, tbreg\_clk\_lower, and tbreg\_clk\_date)

To read the Clock Time, first read the Status Register as described above, then read the two Clock Time registers and the Clock Date register. These registers consist of groups of four bits, each of which represents a digit in the time (i.e. - it is in Binary Coded Decimal (BCD) format).

Bits	tbreg_clk_upper	tbreg_clk_lower
31:28	(reserved)	10s of seconds
27:24	100s of days	1s of seconds
23:20	10s of days	100s of mS
19:16	1s of days	10s of mS
15:12	10s of hours	1s of mS
11:08	1s of hours	100s of $\mu$ S
07:04	10s of minutes	10s of $\mu$ S
03:00	1s of minutes	1s of $\mu$ S

For example, the time day 123, hour 09, minute 41, second 36.456789 would be represented as:

```
tbreg_clk_upper = 0x?1230941
tbreg_clk_lower = 0x36456789
```

(? denotes an undefined value.)

# Chapter Four

---

## Commands and Responses

## Introduction

To send a command:

- 1.) Read the Status Register, do not proceed until *Flag - Command Complete* = 1.
- 2.) Write the command to `tbreg_cmd[3:0]`.  
*Important:* Write to `tbreg_cmd[3]` last.
- 3.) If a response is expected, read the Status Register until *Flag - Command Complete* = 1, then read the response from `tbreg_response[3:0]`.

Bits 15:00 of `tbreg_cmd[3]` specify the command operand. To maintain compatibility with future products, write zeroes to fields listed as "(unused)".

Writing to `tbreg_cmd[3]` causes the *Flag - Command Complete* status bit to be de-asserted, and signals the board to begin processing the command. This status bit is asserted *after* the board finishes processing the command. Only one command can be processed at a time.

## Set Time

**(0 x 0010)**

When not synced to GPS or incoming timecode, the time can be set by the host computer. The time will then continue to increment from the set value (freewheel). However, if the GPS receiver begins tracking satellites, or if a timecode input is applied, time will jump to the GPS or timecode time (unless synchronization has been disabled by the *Disable Sync* command).

Set Time values are specified from days through seconds. The milliseconds and microseconds are reset to zero when the command is processed. The time is formatted as Binary Coded Decimal (BCD).

<u>Bits</u>	<u>tbreg_cmd[0]</u>	<u>Bits</u>	<u>tbreg_cmd[1]</u>
31:28	(unused)	31:28	10s of seconds
27:24	100s of days	27:24	1s of seconds
23:20	10s of days	23:00	(unused)
19:16	1s of days		
15:12	10s of hours		
11:08	1s of hours		
07:04	10s of minutes		
03:00	1s of minutes		

<u>Bits</u>	<u>tbreg_cmd[2]</u>	<u>Bits</u>	<u>tbreg_cmd[3]</u>
31:16	(unused)	31:16	(unused)
15:12	1000s of Year	15:00	0x0010
11:08	100s of Year		
07:04	10s of Year		
03:00	1s of Year		

For example, to set the board to year 2001, day 345, hour 12, minute 56, second 29, write the following values:

```
tbreg_cmd[0] = 0x03451256
tbreg_cmd[1] = 0x29000000
tbreg_cmd[2] = 0x00002001
tbreg_cmd[3] = 0x00000010
```

The board will compute the Gregorian date (December 11) from the Julian day (345) and the year. Leap years are taken into account.

The year is used to determine whether the board should count to day 365 (non-leap year) or 366 (leap year) before rolling back to 001. The year *is not* transmitted in the timecode output, so each board in a system must be commanded separately. The year *is not* used in the Match Time comparison. The power-on default is the special year 0001, a non-leap year. TSAT-cPCI boards obtain the year from the GPS satellites, or it can be set manually, as described above. The year is incremented at the end of day 365 or 366.

A leap year is any year that is evenly divisible by four, except century years. A century year (2000, 2100, etc.) is a leap year only if it is evenly divisible by 400 (e.g. - 2000, 2400, etc.).

The response in `tbreg_response[3]` is `0x????0010`.

The user's software must ensure that only valid values are sent to the board. Also, the year must be set before the day. Otherwise, invalid Gregorian dates may result.

<u>Field</u>	<u>Range</u>
Day	000-366
Hour	00-23
Minute	00-59
Second	00-59
Year	1990-2999



*The board does not check the range on these parameters. Sending out-of-range values will result in erroneous operation. This applies to all commands.*

---

## Set Year (0 x 0015)

Timecodes (IRIG-A, IRIG-B and NASA36) do not convey the year. Use this command to set the year. This is the same as setting the year using the 0x0010 command, except that this command does not change the Julian day or time. The year can be specified regardless of whether the board is in sync or not, and the year is retained if the board loses/acquires sync.

The valid range is 1990-2999. Values outside this range will result in the year being set to 0001.

<u>Bits</u>	<u>tbreg_cmd[0]</u>	<u>Bits</u>	<u>tbreg_cmd[1]</u>
31:00	(unused)	31:00	(unused)
<u>Bits</u>	<u>tbreg_cmd[2]</u>	<u>Bits</u>	<u>tbreg_cmd[3]</u>
31:16	(unused)	31:16	(unused)
15:12	1000s of Year	15:00	0x0015
11:08	100s of Year		
07:04	10s of Year		
03:00	1s of Year		

For example, to set the year to 2003, write the following commands:

```
tbreg_cmd[2] = 0x00002003
tbreg_cmd[3] = 0x00000015
```

The response indicates that the year has been set, or indicates year 0001 if an invalid year was commanded. The response is:

<u>Bits</u>	<u>tbreg_response[0]</u>	<u>Bits</u>	<u>tbreg_response[1]</u>
31:00	(unused)	31:00	(unused)
<u>Bits</u>	<u>tbreg_response[2]</u>	<u>Bits</u>	<u>tbreg_response[3]</u>
31:16	(unused)	31:16	(unused)
15:12	1000s of Year	15:00	0x0015
11:08	100s of Year		
07:04	10s of Year		
03:00	1s of Year		

## Set Match Start Time (0 x 0020)

Set the Match Start time by writing the following values:

<u>Bits</u>	<u>tbreg_cmd[0]</u>	<u>Bits</u>	<u>tbreg_cmd[1]</u>
31:28	(unused)	31:28	10s of seconds
27:24	100s of days	27:24	1s of seconds
23:20	10s of days	23:20	0.1s of seconds
19:16	1s of days	19:16	0.01s of seconds
15:12	10s of hours	15:12	0.001s of seconds
11:08	1s of hours	11:08	0.0001s of seconds
07:04	10s of minutes	07:04	0.00001s of seconds
03:00	1s of minutes	03:00	0.000001s of seconds
<u>Bits</u>	<u>tbreg_cmd[2]</u>	<u>Bits</u>	<u>tbreg_cmd[3]</u>
31:00	(unused)	31:16	(unused)
		15:00	0x0020

For example, to specify a Match Start time of day 345, hour 12, minute 56, second 29.123456, write the following values:

```
tbreg_cmd[0] = 0x03451256
tbreg_cmd[1] = 0x29123456
tbreg_cmd[3] = 0x00000020
```

The MATCH output and *Flag - Match* will be asserted when the clock time equals the Match Start time. The year is not used in the comparison. This command must be sent at least 50 mS prior to this.

The response in `tbreg_response[3]` is 0x00010020 if all fields are valid, or 0x00000020 if any field was out of range, specifically:

<i>Field</i>	<i>Range</i>
Day	000-366
Hour	00-23
Minute	00-59
Second	00-59

## Set Match Stop Time

**(0 x 0030)**

Set the Match Stop Time as described above, except write `tbreg_cmd[3] = 0x00000030`. The response in `tbreg_response[3]` is 0x00010030 if all fields are valid, or 0x00000030 if any field was out of range.

## Set Heartbeat Divider

**(0 x 0040)**

The Heartbeat is the output of a programmable divider. This command selects the clock frequency and the counter preset number.

The counter counts from the counter preset number up to maximum count (0xffff). When maximum count is reached, one Heartbeat pulse is output, and the counter re-loads the counter preset number. Compute the counter preset number N as follows:

$$N = 65536 - (F * t)$$

F is the frequency chosen, t is the Heartbeat interval in seconds.

The permissible range of values for N depends on the clock select. For clock selects 0x0, 0x2, and 0x3, the permissible range for N is 0x0000 through 0xffff, inclusive. However, for clock select 0x1, the permissible range is 0x0003 through 0xfffc, with the further restriction that N must be evenly divisible by 3.

Set the Heartbeat period as follows. The counter will be forced to maximum count each time synchronization is established. This causes the Heartbeat output to be in sync with the absolute time.

<i>Bits</i>	<i>tbreg_cmd[0]</i>	<i>Bits</i>	<i>tbreg_cmd[1]</i>
31:16	(unused)	31:04	(unused)
15:00	N	03	Invert(1)/Normal (0)
		02	Enable(1)/Disable (0)
		01:00	Clock Select

<u>Bits</u>	<u>tbreg_cmd[2]</u>	<u>Bits</u>	<u>tbreg_cmd[3]</u>
31:00	(unused)	31:16	(unused)
		15:00	0x0040

The Clock Select field selects F, as follows:

<i>Clock Sel</i>	<i>F</i>	<i>Pulse Width</i>	<i>Programmable Range</i>	
			<i>Minimum</i>	<i>Maximum</i>
0x0	$1 * 10^7$	100 nS	200 nS	6.55 mS
0x1	$3 * 10^6$	333 nS	666 nS	21.84 mS
0x2	$1 * 10^6$	1 $\mu$ S	2 $\mu$ S	65.5 mS
0x3	$1 * 10^3$	1 mS	2 mS	65.5 seconds

Step size is the same as the Pulse Width.

### Examples for Setting the Heartbeat

If the desired Heartbeat interval is 750  $\mu$ S between pulses, choose ( $1 * 10^6$ ) for the Clock Select, and compute  $N = 0xfd12$ :

$$N = 65536 - (1 * 10^6) * (750 * 10^{-6})$$

$$N = 64786 \text{ (base 10) convert to hex: } 64786 = 0xfd12$$

Other examples:

<i>Desired Pulse Rate</i>	<i>Chosen Clock Select</i>	<i>N</i>
1.25 MPPS	0x0 ( $1 * 10^7$ )	0xfff8
120 PPS	0x1 ( $3 * 10^6$ )	0x9e58
100 PPS	0x2 ( $1 * 10^6$ )	0xd8f0
0.1 PPS	0x3 ( $1 * 10^3$ )	0xd8f0

Notice that, although 120 PPS and 100 PPS are in the range of clock selects 0x2 and 0x3, the clock select must be chosen to divide evenly.

## Select Oscillator Output Frequency (0 x 0 n 45)

Select the frequency for the Oscillator Output. Write one of the following commands to `tbreg_cmd[3]` to specify the frequency. The power-on default is OFF. Read `tbreg_response[3]` after sending the command to verify that it has been accepted.

<i>Frequency</i>	<i>Command</i>	<i>Response</i>
Off	0x00000045	0x????0045
1 kHz	0x00000145	0x????0145
1 MHz	0x00000245	0x????0245
5 MHz	0x00000345	0x????0345
10 MHz	0x00000445	0x????0445

If invalid data is commanded in bits 15:08, the response will be 0x????ff45, and the output will be OFF.

## Set Offset Time (0 x 0060)

This command is used to introduce deliberate offsets into the time. Most applications use the power-on default (zero delay). Setting a deliberate offset is useful for providing a pre-trigger. For example, the board's 1PPS output could be used to trigger an instrument at a known time *before* an event.

Offset times range from -999 to +999  $\mu$ S in 1  $\mu$ S steps. Negative numbers move the board's time earlier relative to actual time. The offset is coded in BCD format. There is no response.

The board implements the offset by varying the oscillator frequency until the board's time is changed by the commanded offset. Thus, it may take up to 5 minutes for an offset to take effect.

<i>Bits</i>	<i>tbreg_cmd[0]</i>	<i>Bits</i>	<i>tbreg_cmd[1]</i>
31:16	(unused)	31:00	(unused)
15:0	N		
<i>Bits</i>	<i>tbreg_cmd[2]</i>	<i>Bits</i>	<i>tbreg_cmd[3]</i>
31:00	(unused)	31:16	(unused)
		15:00	0x0060

Compute N as follows:

For negative offsets:

$$N = \text{offset (range 0x0000 through 0x0999)}$$

For positive offsets:

$$N = 0x1000 + \text{offset (range 0x1000 through 0x1999)}$$



## Note

*Be careful when writing software to increment or decrement this value. Only BCD values are acceptable. For example, 0x0019 and 0x0020 are valid, but 0x001A is not. Invalid values will be ignored.*

## Read Number of Satellites Tracked & Altitude (0 x 0070) (TSAT-cPCI Only)

Write command 0x00000070 to `tbreg_cmd[3]` to determine how many GPS satellites are being tracked, and the computed altitude (elevation). Altitude units are "meters above mean sea level." An ASCII string is returned. This contains the number (quantity) of satellites being tracked, and the altitude.

<i>Bits</i>	<i>tbreg_response[0]</i>	<i>tbreg_response[1]</i>
31:24	fourth character	31:24 eight character
23:16	third character	23:16 seventh character
15:08	second character	15:08 sixth character
07:00	first character	07:00 fifth character
<i>Bits</i>	<i>tbreg_response[2]</i>	<i>tbreg_response[3]</i>
31:24	twelfth character	31:16 (unused)
23:16	eleventh character	15:00 0x0070
15:08	tenth character	
07:00	ninth character	

The response string is formatted as "AAAA.A,M,SS\0" where AAAA.A is the altitude and SS is the number of satellites tracked. The fields are delimited by commas, might (or might not) include leading zeroes, and may vary in length. Altitudes below mean sea level begin with "-". The "-" can appear in any of the "A" fields. Therefore you could have the following combinations: (-999.9), (0-99.9), (00-9.9), (000-.9), but altitudes above mean sea level do *not* begin with "+". Some antennas may not support below sea level conditions.

For example, "235.0,07\0" means it is tracking 7 satellites, and the computed altitude is 235.0 meters above mean sea level. The resolution of the altitude field may exceed the accuracy of the altitude computation. Empty fields may be present when it is not tracking satellites (e.g. ",\0").

## Read Longitude (0 x 0071) (TSAT-cPCI Only)

Write command 0x00000071 to `tbreg_cmd[3]` to read the computed longitude. Units are degrees, minutes, and fractional minutes, *not* degrees, minutes, and seconds. An ASCII string is returned.

<i>Bits</i>	<i>tbreg_response[0]</i>		<i>tbreg_response[1]</i>
31:24	fourth character	31:24	eight character
23:16	third character	23:16	seventh character
15:08	second character	15:08	sixth character
07:00	first character	07:00	fifth character

<i>Bits</i>	<i>tbreg_response[2]</i>		<i>tbreg_response[3]</i>
31:24	twelfth character	31:16	(unused)
23:16	eleventh character	15:00	0x0071
15:08	tenth character		
07:00	ninth character		

The response format is "DDDMM.FFFFZ\0" where DDD is degrees, MM is minutes, FFFF is fractional minutes, and Z is either 'E' or 'W' (East or West). For example, "07123.4561W\0" represents 71 degrees, 23.4561 minutes, West. Empty fields may be present when it is not tracking satellites. While tracking satellites, leading zeroes will be present in the DDD, MM, and FFFF fields, if necessary, to maintain constant field size.

## Read Latitude (0 x 0072) (TSAT-cPCI Only)

Write command 0x00000072 to `tbreg_cmd[3]` to read the computed latitude. Units are degrees, minutes, and fractional minutes, *not* degrees, minutes, and seconds. An ASCII string is returned.

<i>Bits</i>	<i>tbreg_response[0]</i>		<i>tbreg_response[1]</i>
31:24	fourth character	31:24	eight character
23:16	third character	23:16	seventh character
15:08	second character	15:08	sixth character
07:00	first character	07:00	fifth character

<i>Bits</i>	<i>tbreg_response[2]</i>		<i>tbreg_response[3]</i>
31:24	twelfth character	31:16	(unused)
23:16	eleventh character	15:00	0x0072
15:08	tenth character		
07:00	ninth character		

The response format is "DDMM.FFFFZ\0" where DD is degrees, MM is minutes, FFFF is fractional minutes, and Z is 'N' or 'S' (North or South). Empty fields may be returned when it is not tracking satellites (e. g. "\0"). While tracking satellites, leading zeroes will be present in the DD, MM, and FFFF fields, if necessary, to maintain constant field size.

## Enable/Disable Synchronization Flat (0 x 00c0 and 0 x 00c1)

To disable synchronization to GPS, timecode input, or 1PPS input, write command 0x000000c0 to `tbreg_cmd[3]`. To re-enable synchronization, send command 0x000000c1. The power-on default is to enable synchronization. There is no response.

## Read Synchronization Enable Flag (0 x 00c2)

To read the synchronization enable status, send command 0x000000c2 to `tbreg_cmd[3]`. The response in `tbreg_response[3]` will be 0x000001c2 if synchronization is enabled, or 0x000000c2 if disabled.

## Factory Test Messages (0 x 00eb, 0 x 01eb,....)

The Factory Test Messages provide a means of diagnosing problems. There are 16 different possible messages, each of which is 128 bits (4 words) long. KSI recommends that the user include the ability to read these messages. Specifically, the user's software should include a function (subroutine) to read and display them (or log them to the disk). Normally, this function (subroutine) is not called.

The exact meaning of these messages is proprietary, and is not disclosed in this manual. Each response consists of data in `tbreg_response[3:0]`. As with other commands, the command is echoed in `tbreg_response[3]`, bits 15:00.

To read one of the messages, send the appropriate command to `tbreg_cmd[3]`, then read `tbreg_response[0]`, `tbreg_response[1]`, `tbreg_response[2]`, and `tbreg_response[3]`. The commands are as follows:

<i>Command</i>	<i>Response</i>
0x000000eb	Factory Test Message 00
0x000001eb	Factory Test Message 01
0x000002eb	Factory Test Message 02
...	...
0x00000feb	Factory Test Message 15



## Note

*KSI may ask for the firmware and FPGA versions during troubleshooting. The function (subroutine) for reading the Factory Test Messages should also read these, as described in the next section.*

## Read Version

**(0 x 00ec)**

This allows the user to read the version numbers of the FPGA (field-programmable gate array) and the embedded firmware. It is *not* possible to determine what options are present, or which version is more recent, from this number. This is for diagnostic purposes only. We suggest that the user's software should include a means of reading and displaying these numbers.

Send command 0x000000ec to `tbreg_cmd[3]`. The FPGA version is reported in bits 23:00 of `tbreg_response[0]`. The embedded firmware version is reported in bits 23:00 of `tbreg_response[2]`. These are in hexadecimal format.

For example, if the FPGA version is 033000 and the firmware version is 032900, the response will be:

```
tbreg_response[0] = 0x??033000
tbreg_response[1] = 0x????????
tbreg_response[2] = 0x??032900
tbreg_response[3] = 0x????00ec
```

## Lamp Test

**(0 x 00ee)**

This diagnostic command initiates the same lamp test sequence that occurs during power-on reset. There is no response. The yellow *ACQ* and green *SYNC* panel lights are illuminated briefly, one at a time. The In-Sync output on the *TIMING* connector will be asserted while the green *SYNC* panel light is illuminated. Write command 0x000000ee to `tbreg_cmd[3]`.

## Blink Yellow Mode

**(0 x 00b0 and 0 x 00b1)**

This diagnostic command blinks the yellow *ACQ* panel light briefly each time the board *finishes* processing *any* command. If the *ACQ* indicator is already lit, it will extinguish briefly when a command is processed. This can be helpful during software debugging. This mode is disabled when a power-on reset or Forced Reset occurs. There is no response.

Write 0x000000b1 (enable) or 0x000000b0 (disable) to `tbreg_cmd[3]`.

---



## Note

*This command can also be used to provide a visual cue. For example, the user software can be written to send the enable command, immediately followed by a disable command, when a time tag event is detected, or when the interrupt handler routine is entered, or when an external device is ready, etc.*

---

*This page intentionally left blank.*

# Chapter Five

---

Driver Support

## Driver Support

Please contact your sales representative for information about KSI's driver support for Windows, Lynux, VxWorks and OS2, as well as KSI's ability to provide custom device drivers. You may also visit our website at [www.ksi-corporation.com](http://www.ksi-corporation.com) to download datasheets and manuals which describe our device drivers.

# *Warranty*

KSI warrants that all products manufactured by KSI conform to published DSPCon specifications and are free from defects in materials and workmanship for a period of one (1) year from the date of delivery when used under normal conditions and within the service conditions for which they

were furnished.

The obligation upon KSI arising from a warranty claim shall be limited to repairing, or, at its option, replacing without charge, any product which, in KSI's sole opinion, proves to be defective within the scope of this warranty.

KSI must be notified in writing of the defect or nonconformity within the warranty period, and the affected product must be returned to KSI within thirty (30) days after discovery of such defect or nonconformity.

The buyer shall prepay shipping charges, taxes, duties and insurance for products returned to KSI for warranty service. KSI shall pay for the return of products to buyer except for products returned to another country or from outside the forty-eight contiguous United States.

KSI shall have no responsibility for any defect or damage caused by improper installation, unauthorized modification, misuse, neglect, inadequate maintenance, accident or for any product that has been repaired or altered by anyone other than KSI or its authorized representatives.

The warranty described above is the buyer's sole and exclusive remedy and no other warranty, whether oral or written, is expressed or implied KSI specifically disclaims fitness for a particular purpose. Under no circumstances shall KSI be liable for any direct, indirect, special, incidental or consequential damages, expenses, losses or delays (including loss of profits) based on contract, tort, or any legal theory.

This warranty is valid for a period of one (1) year from the date of shipment. Upon warranty expiration, all services on KSI hardware and software are subject to a current hourly rate, plus travel expenses where applicable. As an option, KSI offers extended warranties when purchased within ten (10) days of receipt of product.

## *Extended Warranties*

### ***HARDWARE***

KSI offers an extended warranty on its hardware at a cost of 15% of the current list price per year of coverage. This coverage is available for KSI hardware only.

### ***SOFTWARE***

KSI offers an extended warranty on its software at a cost of 15% of the current list price per year of coverage. This coverage is available for KSI software only.

## *Service and Repair*

Before returning a product for service and repair, please contact KSI at (866) KSI-KSI3 to obtain a Return Material Authorization (RMA) number. Have available the Model and Serial numbers of the item, a description of the problem, your company name, and the name and address of the person returning the product.



a division of DSPCon, Inc.

**11209 Armour Drive  
El Paso, TX 79935**

Toll Free Phone: **866-KSI-KSI3**

Toll Free Fax: **866-593-2080**

Website: **www.ksi-corporation.com**

E-mail: **info@ksi-corporation.com**

## Technical Support

### General/Hardware/Software

Phone 866-KSI-KSI3

Fax 866-593-2080

Email [technicalsupport@ksi-corporation.com](mailto:technicalsupport@ksi-corporation.com)

## Additional Contact Information

### Literature

Phone 866-KSI-KSI3

Fax 866-593-2080

Email [info@ksi-corporation.com](mailto:info@ksi-corporation.com)

### Repairs/Returns

Phone 866-KSI-KSI3

Fax 866-593-2080

Email [info@ksi-corporation.com](mailto:info@ksi-corporation.com)

## Shipping Address for Repairs and Returns

**(Call KSI to obtain a Return Material Authorization (RMA) number)**

Ship to: KSI  
Attention: RMA-#### (replace with RMA number)  
11209 Armour Drive  
El Paso, TX 79935-4801  
USA

A Publication of

**KSI**

© MMI

Printed in the United States of America. All rights reserved. Contents of this publication may not be reproduced, stored in or transmitted by a retrieval system, or transmitted in any form or by any means, electronic or mechanical, including photocopying or recording, without the written permission of KSI.

KSI has worked to verify the accuracy of the information contained in this document as of its publication date; however, such information is subject to change without notice and KSI is not responsible for any errors that may occur in this document.

Trademarks are acknowledged and are the property of their owners.