209386272, 2011-03-23 16:46:43, "CMD", 0, "0X1C", "XRS_MAC_RESTORE ", "0X " 209386281, 2011-03-23 16:46:52, "CMD", 0, "0X17", "XRS_MAC_RUN ", "0X0C " 209386281, 2011-03-23 16:46:52, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X01 " 209386281, 2011-03-23 16:46:52, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 209386286, 2011-03-23 16:46:57, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0101 " 209386286, 2011-03-23 16:46:57, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 209386291, 2011-03-23 16:47:02, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100086B000000 " 209386291, 2011-03-23 16:47:02, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100225F000000 " 209386291, 2011-03-23 16:47:02, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0102 " 209386291, 2011-03-23 16:47:02, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 209386296, 2011-03-23 16:47:07, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A6B000000 " 209386296, 2011-03-23 16:47:07, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100245F000000 " 209386296, 2011-03-23 16:47:07, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0103 " 209386296, 2011-03-23 16:47:07, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 209386301, 2011-03-23 16:47:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C6B000000 " 209386301, 2011-03-23 16:47:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100265F000000 " 209386301, 2011-03-23 16:47:12, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0100 " 209386301, 2011-03-23 16:47:12, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 209386306, 2011-03-23 16:47:17, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E6B000000 " 209386306, 2011-03-23 16:47:17, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100285F000000 " 209386306, 2011-03-23 16:47:17, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X009600 " 209386306, 2011-03-23 16:47:17, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X079E04 " 209386306, 2011-03-23 16:47:17, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 209386311, 2011-03-23 16:47:22, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X009600 " 209386311, 2011-03-23 16:47:22, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 209386316, 2011-03-23 16:47:27, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079801 " 209386316, 2011-03-23 16:47:27, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 209386321, 2011-03-23 16:47:32, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X078802 " 209386321, 2011-03-23 16:47:32, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 209386326, 2011-03-23 16:47:37, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079503 " 209386326, 2011-03-23 16:47:37, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X012C " 209386326, 2011-03-23 16:47:37, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X012C " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X000A " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X8C12 " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9613 " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9614 " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000C0FA00000 " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010033DF000000 " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001004F48000000 " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010047C0000000 " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100495A000000 " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000236000000 " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002394000000 " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002594000000 " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002794000000 " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002994000000 " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002B89000000 " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X90", "XRS_TEC_LEVEL ", "0X003F3F " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X91", "XRS_TEC_MODE ", "0X00 " 209386626, 2011-03-23 16:52:37, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0001 " 209386627, 2011-03-23 16:52:38, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X01 " 209386627, 2011-03-23 16:52:38, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X001E " 209386657, 2011-03-23 16:53:08, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000800DC0000 " 209386657, 2011-03-23 16:53:08, "MAC", 0, "0X12", "XRS_MAC_END ", "0X "