214942468, 2011-05-27 00:09:59, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 214942469, 2011-05-27 00:10:00, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 214942686, 2011-05-27 00:13:37, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 214942687, 2011-05-27 00:13:38, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 214943253, 2011-05-27 00:23:04, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 214943254, 2011-05-27 00:23:05, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 214943755, 2011-05-27 00:31:26, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 214943756, 2011-05-27 00:31:27, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 214944231, 2011-05-27 00:39:22, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 214944232, 2011-05-27 00:39:23, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 214950119, 2011-05-27 02:17:30, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 214950120, 2011-05-27 02:17:31, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 214975823, 2011-05-27 09:25:54, "CMD", 0, "0X1D", "XRS_SAFE ", "0X " 214975823, 2011-05-27 09:25:54, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0005 " 214975823, 2011-05-27 09:25:54, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 214975823, 2011-05-27 09:25:54, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0000 " 214975823, 2011-05-27 09:25:54, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0100 " 214975823, 2011-05-27 09:25:54, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0200 " 214975823, 2011-05-27 09:25:54, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X003C " 214975823, 2011-05-27 09:25:54, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0062 " 214975921, 2011-05-27 09:27:32, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000800 " 214975921, 2011-05-27 09:27:32, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002200 " 214975921, 2011-05-27 09:27:32, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A00 " 214975921, 2011-05-27 09:27:32, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002400 " 214975921, 2011-05-27 09:27:32, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C00 " 214975921, 2011-05-27 09:27:32, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002600 " 214975921, 2011-05-27 09:27:32, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00 " 214975921, 2011-05-27 09:27:32, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800 " 214975921, 2011-05-27 09:27:32, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 214975923, 2011-05-27 09:27:34, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0005 " 214975923, 2011-05-27 09:27:34, "MAC", 0, "0X15", "XRS_MAC_NEST ", "0X0B " 214975923, 2011-05-27 09:27:34, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X00 " 214975923, 2011-05-27 09:27:34, "MAC", 0, "0XB0", "XRS_MAC_HALT_ALL ", "0X " 214982611, 2011-05-27 11:19:02, "CMD", 0, "0X1C", "XRS_MAC_RESTORE ", "0X " 214982620, 2011-05-27 11:19:11, "CMD", 0, "0X17", "XRS_MAC_RUN ", "0X0C " 214982620, 2011-05-27 11:19:11, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X01 " 214982620, 2011-05-27 11:19:11, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 214982625, 2011-05-27 11:19:16, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0101 " 214982625, 2011-05-27 11:19:16, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 214982630, 2011-05-27 11:19:21, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100086B000000 " 214982630, 2011-05-27 11:19:21, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100225F000000 " 214982630, 2011-05-27 11:19:21, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0102 " 214982630, 2011-05-27 11:19:21, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 214982635, 2011-05-27 11:19:26, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A6B000000 " 214982635, 2011-05-27 11:19:26, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100245F000000 " 214982635, 2011-05-27 11:19:26, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0103 " 214982635, 2011-05-27 11:19:26, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 214982640, 2011-05-27 11:19:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C6B000000 " 214982640, 2011-05-27 11:19:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100265F000000 " 214982640, 2011-05-27 11:19:31, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0100 " 214982640, 2011-05-27 11:19:31, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E6B000000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100285F000000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0102005027100000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0202005027100000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0302005027100000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000000140000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000200050000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001003008000000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X8C12 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9613 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9614 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000C0FA00000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X00002D " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X0101B3 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000800D40000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010033DF000000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001004F48000000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010047C0000000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100495A000000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000236000000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002394000000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002594000000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002794000000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002994000000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002B89000000 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X90", "XRS_TEC_LEVEL ", "0X006969 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X91", "XRS_TEC_MODE ", "0X00 " 214982645, 2011-05-27 11:19:36, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0001 " 214982646, 2011-05-27 11:19:37, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X01 " 214982646, 2011-05-27 11:19:37, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X001E " 214982647, 2011-05-27 11:19:38, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 214982647, 2011-05-27 11:19:38, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 214982676, 2011-05-27 11:20:07, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X009600 " 214982676, 2011-05-27 11:20:07, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X079E04 " 214982676, 2011-05-27 11:20:07, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 214982681, 2011-05-27 11:20:12, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X009600 " 214982681, 2011-05-27 11:20:12, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 214982686, 2011-05-27 11:20:17, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079801 " 214982686, 2011-05-27 11:20:17, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 214982691, 2011-05-27 11:20:22, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X078802 " 214982691, 2011-05-27 11:20:22, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 214982696, 2011-05-27 11:20:27, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079503 " 214982696, 2011-05-27 11:20:27, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X012C " 214982996, 2011-05-27 11:25:27, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X000A " 214982996, 2011-05-27 11:25:27, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 214986023, 2011-05-27 12:15:54, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 214986024, 2011-05-27 12:15:55, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 214987214, 2011-05-27 12:35:45, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 214987215, 2011-05-27 12:35:46, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 214987741, 2011-05-27 12:44:32, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 214987742, 2011-05-27 12:44:33, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 214988157, 2011-05-27 12:51:28, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 214988158, 2011-05-27 12:51:29, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 214988863, 2011-05-27 13:03:14, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 214988864, 2011-05-27 13:03:15, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 214990759, 2011-05-27 13:34:50, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 214990760, 2011-05-27 13:34:51, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215017476, 2011-05-27 21:00:07, "CMD", 0, "0X1D", "XRS_SAFE ", "0X " 215017476, 2011-05-27 21:00:07, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0005 " 215017476, 2011-05-27 21:00:07, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215017476, 2011-05-27 21:00:07, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0000 " 215017476, 2011-05-27 21:00:07, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0100 " 215017476, 2011-05-27 21:00:07, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0200 " 215017476, 2011-05-27 21:00:07, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X003C " 215017476, 2011-05-27 21:00:07, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0062 " 215017574, 2011-05-27 21:01:45, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000800 " 215017574, 2011-05-27 21:01:45, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002200 " 215017574, 2011-05-27 21:01:45, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A00 " 215017574, 2011-05-27 21:01:45, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002400 " 215017574, 2011-05-27 21:01:45, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C00 " 215017574, 2011-05-27 21:01:45, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002600 " 215017574, 2011-05-27 21:01:45, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00 " 215017574, 2011-05-27 21:01:45, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800 " 215017574, 2011-05-27 21:01:45, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215017576, 2011-05-27 21:01:47, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0005 " 215017576, 2011-05-27 21:01:47, "MAC", 0, "0X15", "XRS_MAC_NEST ", "0X0B " 215017576, 2011-05-27 21:01:47, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X00 " 215017576, 2011-05-27 21:01:47, "MAC", 0, "0XB0", "XRS_MAC_HALT_ALL ", "0X " 215026081, 2011-05-27 23:23:32, "CMD", 0, "0X1C", "XRS_MAC_RESTORE ", "0X " 215026090, 2011-05-27 23:23:41, "CMD", 0, "0X17", "XRS_MAC_RUN ", "0X0C " 215026090, 2011-05-27 23:23:41, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X01 " 215026090, 2011-05-27 23:23:41, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215026095, 2011-05-27 23:23:46, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0101 " 215026095, 2011-05-27 23:23:46, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215026100, 2011-05-27 23:23:51, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100086B000000 " 215026100, 2011-05-27 23:23:51, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100225F000000 " 215026100, 2011-05-27 23:23:51, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0102 " 215026100, 2011-05-27 23:23:51, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215026105, 2011-05-27 23:23:56, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A6B000000 " 215026105, 2011-05-27 23:23:56, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100245F000000 " 215026105, 2011-05-27 23:23:56, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0103 " 215026105, 2011-05-27 23:23:56, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215026110, 2011-05-27 23:24:01, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C6B000000 " 215026110, 2011-05-27 23:24:01, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100265F000000 " 215026110, 2011-05-27 23:24:01, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0100 " 215026110, 2011-05-27 23:24:01, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E6B000000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100285F000000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0102005027100000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0202005027100000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0302005027100000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000000140000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000200050000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001003008000000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X8C12 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9613 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9614 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000C0FA00000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X00002D " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X0101B3 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000800D40000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010033DF000000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001004F48000000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010047C0000000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100495A000000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000236000000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002394000000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002594000000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002794000000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002994000000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002B89000000 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X90", "XRS_TEC_LEVEL ", "0X006969 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X91", "XRS_TEC_MODE ", "0X00 " 215026115, 2011-05-27 23:24:06, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0001 " 215026116, 2011-05-27 23:24:07, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X01 " 215026116, 2011-05-27 23:24:07, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X001E " 215026117, 2011-05-27 23:24:08, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215026117, 2011-05-27 23:24:08, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215026146, 2011-05-27 23:24:37, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X009600 " 215026146, 2011-05-27 23:24:37, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X079E04 " 215026146, 2011-05-27 23:24:37, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215026151, 2011-05-27 23:24:42, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X009600 " 215026151, 2011-05-27 23:24:42, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215026156, 2011-05-27 23:24:47, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079801 " 215026156, 2011-05-27 23:24:47, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215026161, 2011-05-27 23:24:52, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X078802 " 215026161, 2011-05-27 23:24:52, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215026166, 2011-05-27 23:24:57, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079503 " 215026166, 2011-05-27 23:24:57, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X012C " 215026466, 2011-05-27 23:29:57, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X000A " 215026466, 2011-05-27 23:29:57, "MAC", 0, "0X12", "XRS_MAC_END ", "0X "