215029581, 2011-05-28 00:21:52, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215029582, 2011-05-28 00:21:53, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215030339, 2011-05-28 00:34:30, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215030340, 2011-05-28 00:34:31, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215030682, 2011-05-28 00:40:13, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215030683, 2011-05-28 00:40:14, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215031315, 2011-05-28 00:50:46, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 215031316, 2011-05-28 00:50:47, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215037267, 2011-05-28 02:29:58, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 215037268, 2011-05-28 02:29:59, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215062525, 2011-05-28 09:30:56, "CMD", 0, "0X1D", "XRS_SAFE ", "0X " 215062525, 2011-05-28 09:30:56, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0005 " 215062525, 2011-05-28 09:30:56, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215062525, 2011-05-28 09:30:56, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0000 " 215062525, 2011-05-28 09:30:56, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0100 " 215062525, 2011-05-28 09:30:56, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0200 " 215062525, 2011-05-28 09:30:56, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X003C " 215062525, 2011-05-28 09:30:56, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0062 " 215062623, 2011-05-28 09:32:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000800 " 215062623, 2011-05-28 09:32:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002200 " 215062623, 2011-05-28 09:32:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A00 " 215062623, 2011-05-28 09:32:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002400 " 215062623, 2011-05-28 09:32:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C00 " 215062623, 2011-05-28 09:32:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002600 " 215062623, 2011-05-28 09:32:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00 " 215062623, 2011-05-28 09:32:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800 " 215062623, 2011-05-28 09:32:34, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215062625, 2011-05-28 09:32:36, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0005 " 215062625, 2011-05-28 09:32:36, "MAC", 0, "0X15", "XRS_MAC_NEST ", "0X0B " 215062625, 2011-05-28 09:32:36, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X00 " 215062625, 2011-05-28 09:32:36, "MAC", 0, "0XB0", "XRS_MAC_HALT_ALL ", "0X " 215069543, 2011-05-28 11:27:54, "CMD", 0, "0X1C", "XRS_MAC_RESTORE ", "0X " 215069552, 2011-05-28 11:28:03, "CMD", 0, "0X17", "XRS_MAC_RUN ", "0X0C " 215069552, 2011-05-28 11:28:03, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X01 " 215069552, 2011-05-28 11:28:03, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215069557, 2011-05-28 11:28:08, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0101 " 215069557, 2011-05-28 11:28:08, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215069562, 2011-05-28 11:28:13, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100086B000000 " 215069562, 2011-05-28 11:28:13, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100225F000000 " 215069562, 2011-05-28 11:28:13, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0102 " 215069562, 2011-05-28 11:28:13, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215069567, 2011-05-28 11:28:18, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A6B000000 " 215069567, 2011-05-28 11:28:18, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100245F000000 " 215069567, 2011-05-28 11:28:18, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0103 " 215069567, 2011-05-28 11:28:18, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215069572, 2011-05-28 11:28:23, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C6B000000 " 215069572, 2011-05-28 11:28:23, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100265F000000 " 215069572, 2011-05-28 11:28:23, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0100 " 215069572, 2011-05-28 11:28:23, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E6B000000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100285F000000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0102005027100000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0202005027100000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0302005027100000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000000140000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000200050000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001003008000000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X8C12 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9613 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9614 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000C0FA00000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X00002D " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X0101B3 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000800D40000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010033DF000000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001004F48000000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010047C0000000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100495A000000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000236000000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002394000000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002594000000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002794000000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002994000000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002B89000000 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X90", "XRS_TEC_LEVEL ", "0X006969 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X91", "XRS_TEC_MODE ", "0X00 " 215069577, 2011-05-28 11:28:28, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0001 " 215069578, 2011-05-28 11:28:29, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X01 " 215069578, 2011-05-28 11:28:29, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X001E " 215069579, 2011-05-28 11:28:30, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215069579, 2011-05-28 11:28:30, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215069608, 2011-05-28 11:28:59, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X009600 " 215069608, 2011-05-28 11:28:59, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X079E04 " 215069608, 2011-05-28 11:28:59, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215069613, 2011-05-28 11:29:04, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X009600 " 215069613, 2011-05-28 11:29:04, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215069618, 2011-05-28 11:29:09, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079801 " 215069618, 2011-05-28 11:29:09, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215069623, 2011-05-28 11:29:14, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X078802 " 215069623, 2011-05-28 11:29:14, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215069628, 2011-05-28 11:29:19, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079503 " 215069628, 2011-05-28 11:29:19, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X012C " 215069928, 2011-05-28 11:34:19, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X000A " 215069928, 2011-05-28 11:34:19, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215073124, 2011-05-28 12:27:35, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215073125, 2011-05-28 12:27:36, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215074141, 2011-05-28 12:44:32, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215074142, 2011-05-28 12:44:33, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215075243, 2011-05-28 13:02:54, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 215075244, 2011-05-28 13:02:55, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215077875, 2011-05-28 13:46:46, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 215077876, 2011-05-28 13:46:47, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215104257, 2011-05-28 21:06:28, "CMD", 0, "0X1D", "XRS_SAFE ", "0X " 215104257, 2011-05-28 21:06:28, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0005 " 215104257, 2011-05-28 21:06:28, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215104257, 2011-05-28 21:06:28, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0000 " 215104257, 2011-05-28 21:06:28, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0100 " 215104257, 2011-05-28 21:06:28, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0200 " 215104257, 2011-05-28 21:06:28, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X003C " 215104257, 2011-05-28 21:06:28, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0062 " 215104355, 2011-05-28 21:08:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000800 " 215104355, 2011-05-28 21:08:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002200 " 215104355, 2011-05-28 21:08:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A00 " 215104355, 2011-05-28 21:08:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002400 " 215104355, 2011-05-28 21:08:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C00 " 215104355, 2011-05-28 21:08:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002600 " 215104355, 2011-05-28 21:08:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00 " 215104355, 2011-05-28 21:08:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800 " 215104355, 2011-05-28 21:08:06, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215104357, 2011-05-28 21:08:08, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0005 " 215104357, 2011-05-28 21:08:08, "MAC", 0, "0X15", "XRS_MAC_NEST ", "0X0B " 215104357, 2011-05-28 21:08:08, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X00 " 215104357, 2011-05-28 21:08:08, "MAC", 0, "0XB0", "XRS_MAC_HALT_ALL ", "0X " 215113005, 2011-05-28 23:32:16, "CMD", 0, "0X1C", "XRS_MAC_RESTORE ", "0X " 215113014, 2011-05-28 23:32:25, "CMD", 0, "0X17", "XRS_MAC_RUN ", "0X0C " 215113014, 2011-05-28 23:32:25, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X01 " 215113014, 2011-05-28 23:32:25, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215113019, 2011-05-28 23:32:30, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0101 " 215113019, 2011-05-28 23:32:30, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215113024, 2011-05-28 23:32:35, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100086B000000 " 215113024, 2011-05-28 23:32:35, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100225F000000 " 215113024, 2011-05-28 23:32:35, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0102 " 215113024, 2011-05-28 23:32:35, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215113029, 2011-05-28 23:32:40, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A6B000000 " 215113029, 2011-05-28 23:32:40, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100245F000000 " 215113029, 2011-05-28 23:32:40, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0103 " 215113029, 2011-05-28 23:32:40, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215113034, 2011-05-28 23:32:45, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C6B000000 " 215113034, 2011-05-28 23:32:45, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100265F000000 " 215113034, 2011-05-28 23:32:45, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0100 " 215113034, 2011-05-28 23:32:45, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E6B000000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100285F000000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0102005027100000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0202005027100000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0302005027100000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000000140000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000200050000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001003008000000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X8C12 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9613 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9614 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000C0FA00000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X00002D " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X0101B3 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000800D40000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010033DF000000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001004F48000000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010047C0000000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100495A000000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000236000000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002394000000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002594000000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002794000000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002994000000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002B89000000 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X90", "XRS_TEC_LEVEL ", "0X006969 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X91", "XRS_TEC_MODE ", "0X00 " 215113039, 2011-05-28 23:32:50, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0001 " 215113040, 2011-05-28 23:32:51, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X01 " 215113040, 2011-05-28 23:32:51, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X001E " 215113041, 2011-05-28 23:32:52, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215113041, 2011-05-28 23:32:52, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215113070, 2011-05-28 23:33:21, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X009600 " 215113070, 2011-05-28 23:33:21, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X079E04 " 215113070, 2011-05-28 23:33:21, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215113075, 2011-05-28 23:33:26, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X009600 " 215113075, 2011-05-28 23:33:26, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215113080, 2011-05-28 23:33:31, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079801 " 215113080, 2011-05-28 23:33:31, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215113085, 2011-05-28 23:33:36, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X078802 " 215113085, 2011-05-28 23:33:36, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215113090, 2011-05-28 23:33:41, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079503 " 215113090, 2011-05-28 23:33:41, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X012C " 215113390, 2011-05-28 23:38:41, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X000A " 215113390, 2011-05-28 23:38:41, "MAC", 0, "0X12", "XRS_MAC_END ", "0X "