215116805, 2011-05-29 00:35:36, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215116806, 2011-05-29 00:35:37, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215117601, 2011-05-29 00:48:52, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215117602, 2011-05-29 00:48:53, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215118780, 2011-05-29 01:08:31, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 215118781, 2011-05-29 01:08:32, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215149391, 2011-05-29 09:38:42, "CMD", 0, "0X1D", "XRS_SAFE ", "0X " 215149391, 2011-05-29 09:38:42, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0005 " 215149391, 2011-05-29 09:38:42, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215149391, 2011-05-29 09:38:42, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0000 " 215149391, 2011-05-29 09:38:42, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0100 " 215149391, 2011-05-29 09:38:42, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0200 " 215149391, 2011-05-29 09:38:42, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X003C " 215149391, 2011-05-29 09:38:42, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0062 " 215149489, 2011-05-29 09:40:20, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000800 " 215149489, 2011-05-29 09:40:20, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002200 " 215149489, 2011-05-29 09:40:20, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A00 " 215149489, 2011-05-29 09:40:20, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002400 " 215149489, 2011-05-29 09:40:20, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C00 " 215149489, 2011-05-29 09:40:20, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002600 " 215149489, 2011-05-29 09:40:20, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00 " 215149489, 2011-05-29 09:40:20, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800 " 215149489, 2011-05-29 09:40:20, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215149491, 2011-05-29 09:40:22, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0005 " 215149491, 2011-05-29 09:40:22, "MAC", 0, "0X15", "XRS_MAC_NEST ", "0X0B " 215149491, 2011-05-29 09:40:22, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X00 " 215149491, 2011-05-29 09:40:22, "MAC", 0, "0XB0", "XRS_MAC_HALT_ALL ", "0X " 215156467, 2011-05-29 11:36:38, "CMD", 0, "0X1C", "XRS_MAC_RESTORE ", "0X " 215156476, 2011-05-29 11:36:47, "CMD", 0, "0X17", "XRS_MAC_RUN ", "0X0C " 215156476, 2011-05-29 11:36:47, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X01 " 215156476, 2011-05-29 11:36:47, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215156481, 2011-05-29 11:36:52, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0101 " 215156481, 2011-05-29 11:36:52, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215156486, 2011-05-29 11:36:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100086B000000 " 215156486, 2011-05-29 11:36:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100225F000000 " 215156486, 2011-05-29 11:36:57, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0102 " 215156486, 2011-05-29 11:36:57, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215156491, 2011-05-29 11:37:02, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A6B000000 " 215156491, 2011-05-29 11:37:02, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100245F000000 " 215156491, 2011-05-29 11:37:02, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0103 " 215156491, 2011-05-29 11:37:02, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215156496, 2011-05-29 11:37:07, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C6B000000 " 215156496, 2011-05-29 11:37:07, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100265F000000 " 215156496, 2011-05-29 11:37:07, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0100 " 215156496, 2011-05-29 11:37:07, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E6B000000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100285F000000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0102005027100000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0202005027100000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0302005027100000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000000140000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000200050000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001003008000000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X8C12 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9613 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9614 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000C0FA00000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X00002D " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X0101B3 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000800D40000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010033DF000000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001004F48000000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010047C0000000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100495A000000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000236000000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002394000000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002594000000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002794000000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002994000000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002B89000000 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X90", "XRS_TEC_LEVEL ", "0X006969 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X91", "XRS_TEC_MODE ", "0X00 " 215156501, 2011-05-29 11:37:12, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0001 " 215156502, 2011-05-29 11:37:13, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X01 " 215156502, 2011-05-29 11:37:13, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X001E " 215156503, 2011-05-29 11:37:14, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215156503, 2011-05-29 11:37:14, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215156532, 2011-05-29 11:37:43, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X009600 " 215156532, 2011-05-29 11:37:43, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X079E04 " 215156532, 2011-05-29 11:37:43, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215156537, 2011-05-29 11:37:48, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X009600 " 215156537, 2011-05-29 11:37:48, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215156542, 2011-05-29 11:37:53, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079801 " 215156542, 2011-05-29 11:37:53, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215156547, 2011-05-29 11:37:58, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X078802 " 215156547, 2011-05-29 11:37:58, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215156552, 2011-05-29 11:38:03, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079503 " 215156552, 2011-05-29 11:38:03, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X012C " 215156852, 2011-05-29 11:43:03, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X000A " 215156852, 2011-05-29 11:43:03, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215157184, 2011-05-29 11:48:35, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215157184, 2011-05-29 11:48:35, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X02 " 215157184, 2011-05-29 11:48:35, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215157184, 2011-05-29 11:48:35, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0026 " 215157187, 2011-05-29 11:48:38, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215157187, 2011-05-29 11:48:38, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X02 " 215157187, 2011-05-29 11:48:38, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215157187, 2011-05-29 11:48:38, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0026 " 215157196, 2011-05-29 11:48:47, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215157196, 2011-05-29 11:48:47, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215157222, 2011-05-29 11:49:13, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00000000 " 215157222, 2011-05-29 11:49:13, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800000000 " 215157222, 2011-05-29 11:49:13, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215157224, 2011-05-29 11:49:15, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0000 " 215157224, 2011-05-29 11:49:15, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215157225, 2011-05-29 11:49:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00000000 " 215157225, 2011-05-29 11:49:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800000000 " 215157225, 2011-05-29 11:49:16, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215157227, 2011-05-29 11:49:18, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215157227, 2011-05-29 11:49:18, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215157227, 2011-05-29 11:49:18, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0000 " 215157227, 2011-05-29 11:49:18, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215160195, 2011-05-29 12:38:46, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215160196, 2011-05-29 12:38:47, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215160622, 2011-05-29 12:45:53, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215160623, 2011-05-29 12:45:54, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215161060, 2011-05-29 12:53:11, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215161061, 2011-05-29 12:53:12, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215162314, 2011-05-29 13:14:05, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 215162315, 2011-05-29 13:14:06, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215191209, 2011-05-29 21:15:40, "CMD", 0, "0X1D", "XRS_SAFE ", "0X " 215191209, 2011-05-29 21:15:40, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0005 " 215191209, 2011-05-29 21:15:40, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215191209, 2011-05-29 21:15:40, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0000 " 215191209, 2011-05-29 21:15:40, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0100 " 215191209, 2011-05-29 21:15:40, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0200 " 215191209, 2011-05-29 21:15:40, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X003C " 215191209, 2011-05-29 21:15:40, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0062 " 215191307, 2011-05-29 21:17:18, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000800 " 215191307, 2011-05-29 21:17:18, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002200 " 215191307, 2011-05-29 21:17:18, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A00 " 215191307, 2011-05-29 21:17:18, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002400 " 215191307, 2011-05-29 21:17:18, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C00 " 215191307, 2011-05-29 21:17:18, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002600 " 215191307, 2011-05-29 21:17:18, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00 " 215191307, 2011-05-29 21:17:18, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800 " 215191307, 2011-05-29 21:17:18, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215191309, 2011-05-29 21:17:20, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0005 " 215191309, 2011-05-29 21:17:20, "MAC", 0, "0X15", "XRS_MAC_NEST ", "0X0B " 215191309, 2011-05-29 21:17:20, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X00 " 215191309, 2011-05-29 21:17:20, "MAC", 0, "0XB0", "XRS_MAC_HALT_ALL ", "0X " 215199929, 2011-05-29 23:41:00, "CMD", 0, "0X1C", "XRS_MAC_RESTORE ", "0X " 215199938, 2011-05-29 23:41:09, "CMD", 0, "0X17", "XRS_MAC_RUN ", "0X0C " 215199938, 2011-05-29 23:41:09, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X01 " 215199938, 2011-05-29 23:41:09, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215199943, 2011-05-29 23:41:14, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0101 " 215199943, 2011-05-29 23:41:14, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215199948, 2011-05-29 23:41:19, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100086B000000 " 215199948, 2011-05-29 23:41:19, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100225F000000 " 215199948, 2011-05-29 23:41:19, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0102 " 215199948, 2011-05-29 23:41:19, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215199953, 2011-05-29 23:41:24, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A6B000000 " 215199953, 2011-05-29 23:41:24, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100245F000000 " 215199953, 2011-05-29 23:41:24, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0103 " 215199953, 2011-05-29 23:41:24, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215199958, 2011-05-29 23:41:29, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C6B000000 " 215199958, 2011-05-29 23:41:29, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100265F000000 " 215199958, 2011-05-29 23:41:29, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0100 " 215199958, 2011-05-29 23:41:29, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E6B000000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100285F000000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0102005027100000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0202005027100000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0302005027100000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000000140000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000200050000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001003008000000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X8C12 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9613 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9614 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000C0FA00000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X00002D " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X0101B3 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000800D40000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010033DF000000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001004F48000000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010047C0000000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100495A000000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000236000000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002394000000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002594000000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002794000000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002994000000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002B89000000 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X90", "XRS_TEC_LEVEL ", "0X006969 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X91", "XRS_TEC_MODE ", "0X00 " 215199963, 2011-05-29 23:41:34, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0001 " 215199964, 2011-05-29 23:41:35, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X01 " 215199964, 2011-05-29 23:41:35, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X001E " 215199965, 2011-05-29 23:41:36, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215199965, 2011-05-29 23:41:36, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215199994, 2011-05-29 23:42:05, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X009600 " 215199994, 2011-05-29 23:42:05, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X079E04 " 215199994, 2011-05-29 23:42:05, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215199999, 2011-05-29 23:42:10, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X009600 " 215199999, 2011-05-29 23:42:10, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215200004, 2011-05-29 23:42:15, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079801 " 215200004, 2011-05-29 23:42:15, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215200009, 2011-05-29 23:42:20, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X078802 " 215200009, 2011-05-29 23:42:20, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215200014, 2011-05-29 23:42:25, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079503 " 215200014, 2011-05-29 23:42:25, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X012C " 215200314, 2011-05-29 23:47:25, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X000A " 215200314, 2011-05-29 23:47:25, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215200626, 2011-05-29 23:52:37, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215200626, 2011-05-29 23:52:37, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X02 " 215200626, 2011-05-29 23:52:37, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215200626, 2011-05-29 23:52:37, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0026 " 215200638, 2011-05-29 23:52:49, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215200638, 2011-05-29 23:52:49, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215200664, 2011-05-29 23:53:15, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00000000 " 215200664, 2011-05-29 23:53:15, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800000000 " 215200664, 2011-05-29 23:53:15, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215200666, 2011-05-29 23:53:17, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0000 " 215200666, 2011-05-29 23:53:17, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215200669, 2011-05-29 23:53:20, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215200669, 2011-05-29 23:53:20, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215200939, 2011-05-29 23:57:50, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215200939, 2011-05-29 23:57:50, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X02 " 215200939, 2011-05-29 23:57:50, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215200939, 2011-05-29 23:57:50, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0026 " 215200977, 2011-05-29 23:58:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00000000 " 215200977, 2011-05-29 23:58:28, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800000000 " 215200977, 2011-05-29 23:58:28, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215200979, 2011-05-29 23:58:30, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0000 " 215200979, 2011-05-29 23:58:30, "MAC", 0, "0X12", "XRS_MAC_END ", "0X "