215203722, 2011-05-30 00:44:13, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215203723, 2011-05-30 00:44:14, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215204520, 2011-05-30 00:57:31, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215204521, 2011-05-30 00:57:32, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215205418, 2011-05-30 01:12:29, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 215205419, 2011-05-30 01:12:30, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215236430, 2011-05-30 09:49:21, "CMD", 0, "0X1D", "XRS_SAFE ", "0X " 215236430, 2011-05-30 09:49:21, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0005 " 215236430, 2011-05-30 09:49:21, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215236430, 2011-05-30 09:49:21, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0000 " 215236430, 2011-05-30 09:49:21, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0100 " 215236430, 2011-05-30 09:49:21, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0200 " 215236430, 2011-05-30 09:49:21, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X003C " 215236430, 2011-05-30 09:49:21, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0062 " 215236528, 2011-05-30 09:50:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000800 " 215236528, 2011-05-30 09:50:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002200 " 215236528, 2011-05-30 09:50:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A00 " 215236528, 2011-05-30 09:50:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002400 " 215236528, 2011-05-30 09:50:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C00 " 215236528, 2011-05-30 09:50:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002600 " 215236528, 2011-05-30 09:50:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00 " 215236528, 2011-05-30 09:50:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800 " 215236528, 2011-05-30 09:50:59, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215236530, 2011-05-30 09:51:01, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0005 " 215236530, 2011-05-30 09:51:01, "MAC", 0, "0X15", "XRS_MAC_NEST ", "0X0B " 215236530, 2011-05-30 09:51:01, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X00 " 215236530, 2011-05-30 09:51:01, "MAC", 0, "0XB0", "XRS_MAC_HALT_ALL ", "0X " 215243392, 2011-05-30 11:45:23, "CMD", 0, "0X1C", "XRS_MAC_RESTORE ", "0X " 215243401, 2011-05-30 11:45:32, "CMD", 0, "0X17", "XRS_MAC_RUN ", "0X0C " 215243401, 2011-05-30 11:45:32, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X01 " 215243401, 2011-05-30 11:45:32, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215243406, 2011-05-30 11:45:37, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0101 " 215243406, 2011-05-30 11:45:37, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215243411, 2011-05-30 11:45:42, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100086B000000 " 215243411, 2011-05-30 11:45:42, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100225F000000 " 215243411, 2011-05-30 11:45:42, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0102 " 215243411, 2011-05-30 11:45:42, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215243416, 2011-05-30 11:45:47, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A6B000000 " 215243416, 2011-05-30 11:45:47, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100245F000000 " 215243416, 2011-05-30 11:45:47, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0103 " 215243416, 2011-05-30 11:45:47, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215243421, 2011-05-30 11:45:52, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C6B000000 " 215243421, 2011-05-30 11:45:52, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100265F000000 " 215243421, 2011-05-30 11:45:52, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0100 " 215243421, 2011-05-30 11:45:52, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E6B000000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100285F000000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0102005027100000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0202005027100000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0302005027100000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000000140000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000200050000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001003008000000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X8C12 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9613 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9614 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000C0FA00000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X00002D " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X0101B3 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000800D40000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010033DF000000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001004F48000000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010047C0000000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100495A000000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000236000000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002394000000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002594000000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002794000000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002994000000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002B89000000 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X90", "XRS_TEC_LEVEL ", "0X006969 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X91", "XRS_TEC_MODE ", "0X00 " 215243426, 2011-05-30 11:45:57, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0001 " 215243427, 2011-05-30 11:45:58, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X01 " 215243427, 2011-05-30 11:45:58, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X001E " 215243428, 2011-05-30 11:45:59, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215243428, 2011-05-30 11:45:59, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215243457, 2011-05-30 11:46:28, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X009600 " 215243457, 2011-05-30 11:46:28, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X079E04 " 215243457, 2011-05-30 11:46:28, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215243462, 2011-05-30 11:46:33, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X009600 " 215243462, 2011-05-30 11:46:33, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215243467, 2011-05-30 11:46:38, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079801 " 215243467, 2011-05-30 11:46:38, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215243472, 2011-05-30 11:46:43, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X078802 " 215243472, 2011-05-30 11:46:43, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215243477, 2011-05-30 11:46:48, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079503 " 215243477, 2011-05-30 11:46:48, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X012C " 215243777, 2011-05-30 11:51:48, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X000A " 215243777, 2011-05-30 11:51:48, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215244043, 2011-05-30 11:56:14, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215244043, 2011-05-30 11:56:14, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X02 " 215244043, 2011-05-30 11:56:14, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215244043, 2011-05-30 11:56:14, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0026 " 215244055, 2011-05-30 11:56:26, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215244055, 2011-05-30 11:56:26, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215244081, 2011-05-30 11:56:52, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00000000 " 215244081, 2011-05-30 11:56:52, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800000000 " 215244081, 2011-05-30 11:56:52, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215244083, 2011-05-30 11:56:54, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0000 " 215244083, 2011-05-30 11:56:54, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215244086, 2011-05-30 11:56:57, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215244086, 2011-05-30 11:56:57, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215247242, 2011-05-30 12:49:33, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215247243, 2011-05-30 12:49:34, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215247980, 2011-05-30 13:01:51, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215247981, 2011-05-30 13:01:52, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215249378, 2011-05-30 13:25:09, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 215249379, 2011-05-30 13:25:10, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215280029, 2011-05-30 21:56:00, "CMD", 0, "0X1D", "XRS_SAFE ", "0X " 215280029, 2011-05-30 21:56:00, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0005 " 215280029, 2011-05-30 21:56:00, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215280029, 2011-05-30 21:56:00, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0000 " 215280029, 2011-05-30 21:56:00, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0100 " 215280029, 2011-05-30 21:56:00, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0200 " 215280029, 2011-05-30 21:56:00, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X003C " 215280029, 2011-05-30 21:56:00, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0062 " 215280127, 2011-05-30 21:57:38, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000800 " 215280127, 2011-05-30 21:57:38, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002200 " 215280127, 2011-05-30 21:57:38, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A00 " 215280127, 2011-05-30 21:57:38, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002400 " 215280127, 2011-05-30 21:57:38, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C00 " 215280127, 2011-05-30 21:57:38, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002600 " 215280127, 2011-05-30 21:57:38, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00 " 215280127, 2011-05-30 21:57:38, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800 " 215280127, 2011-05-30 21:57:38, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215280129, 2011-05-30 21:57:40, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0005 " 215280129, 2011-05-30 21:57:40, "MAC", 0, "0X15", "XRS_MAC_NEST ", "0X0B " 215280129, 2011-05-30 21:57:40, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X00 " 215280129, 2011-05-30 21:57:40, "MAC", 0, "0XB0", "XRS_MAC_HALT_ALL ", "0X " 215286866, 2011-05-30 23:49:57, "CMD", 0, "0X1C", "XRS_MAC_RESTORE ", "0X " 215286875, 2011-05-30 23:50:06, "CMD", 0, "0X17", "XRS_MAC_RUN ", "0X0C " 215286875, 2011-05-30 23:50:06, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X01 " 215286875, 2011-05-30 23:50:06, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215286880, 2011-05-30 23:50:11, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0101 " 215286880, 2011-05-30 23:50:11, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215286885, 2011-05-30 23:50:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100086B000000 " 215286885, 2011-05-30 23:50:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100225F000000 " 215286885, 2011-05-30 23:50:16, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0102 " 215286885, 2011-05-30 23:50:16, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215286890, 2011-05-30 23:50:21, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A6B000000 " 215286890, 2011-05-30 23:50:21, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100245F000000 " 215286890, 2011-05-30 23:50:21, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0103 " 215286890, 2011-05-30 23:50:21, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215286895, 2011-05-30 23:50:26, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C6B000000 " 215286895, 2011-05-30 23:50:26, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100265F000000 " 215286895, 2011-05-30 23:50:26, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0100 " 215286895, 2011-05-30 23:50:26, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E6B000000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100285F000000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0102005027100000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0202005027100000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0302005027100000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000000140000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000200050000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001003008000000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X8C12 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9613 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9614 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000C0FA00000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X00002D " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X0101B3 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000800D40000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010033DF000000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001004F48000000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010047C0000000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100495A000000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000236000000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002394000000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002594000000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002794000000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002994000000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002B89000000 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X90", "XRS_TEC_LEVEL ", "0X006969 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X91", "XRS_TEC_MODE ", "0X00 " 215286900, 2011-05-30 23:50:31, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0001 " 215286901, 2011-05-30 23:50:32, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X01 " 215286901, 2011-05-30 23:50:32, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X001E " 215286902, 2011-05-30 23:50:33, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215286902, 2011-05-30 23:50:33, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215286931, 2011-05-30 23:51:02, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X009600 " 215286931, 2011-05-30 23:51:02, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X079E04 " 215286931, 2011-05-30 23:51:02, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215286936, 2011-05-30 23:51:07, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X009600 " 215286936, 2011-05-30 23:51:07, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215286941, 2011-05-30 23:51:12, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079801 " 215286941, 2011-05-30 23:51:12, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215286946, 2011-05-30 23:51:17, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X078802 " 215286946, 2011-05-30 23:51:17, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215286951, 2011-05-30 23:51:22, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079503 " 215286951, 2011-05-30 23:51:22, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X012C " 215287251, 2011-05-30 23:56:22, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X000A " 215287251, 2011-05-30 23:56:22, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215287375, 2011-05-30 23:58:26, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215287375, 2011-05-30 23:58:26, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X02 " 215287375, 2011-05-30 23:58:26, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215287375, 2011-05-30 23:58:26, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0026 " 215287386, 2011-05-30 23:58:37, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215287386, 2011-05-30 23:58:37, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215287413, 2011-05-30 23:59:04, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00000000 " 215287413, 2011-05-30 23:59:04, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800000000 " 215287413, 2011-05-30 23:59:04, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215287415, 2011-05-30 23:59:06, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0000 " 215287415, 2011-05-30 23:59:06, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215287418, 2011-05-30 23:59:09, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215287418, 2011-05-30 23:59:09, "MAC", 0, "0X12", "XRS_MAC_END ", "0X "