215290766, 2011-05-31 00:54:57, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215290767, 2011-05-31 00:54:58, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215291448, 2011-05-31 01:06:19, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215291449, 2011-05-31 01:06:20, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215292452, 2011-05-31 01:23:03, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 215292453, 2011-05-31 01:23:04, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215292917, 2011-05-31 01:30:48, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 215292918, 2011-05-31 01:30:49, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215323663, 2011-05-31 10:03:14, "CMD", 0, "0X1D", "XRS_SAFE ", "0X " 215323663, 2011-05-31 10:03:14, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0005 " 215323663, 2011-05-31 10:03:14, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215323663, 2011-05-31 10:03:14, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0000 " 215323663, 2011-05-31 10:03:14, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0100 " 215323663, 2011-05-31 10:03:14, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0200 " 215323663, 2011-05-31 10:03:14, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X003C " 215323663, 2011-05-31 10:03:14, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0062 " 215323761, 2011-05-31 10:04:52, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000800 " 215323761, 2011-05-31 10:04:52, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002200 " 215323761, 2011-05-31 10:04:52, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A00 " 215323761, 2011-05-31 10:04:52, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002400 " 215323761, 2011-05-31 10:04:52, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C00 " 215323761, 2011-05-31 10:04:52, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002600 " 215323761, 2011-05-31 10:04:52, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00 " 215323761, 2011-05-31 10:04:52, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800 " 215323761, 2011-05-31 10:04:52, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215323763, 2011-05-31 10:04:54, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0005 " 215323763, 2011-05-31 10:04:54, "MAC", 0, "0X15", "XRS_MAC_NEST ", "0X0B " 215323763, 2011-05-31 10:04:54, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X00 " 215323763, 2011-05-31 10:04:54, "MAC", 0, "0XB0", "XRS_MAC_HALT_ALL ", "0X " 215330328, 2011-05-31 11:54:19, "CMD", 0, "0X1C", "XRS_MAC_RESTORE ", "0X " 215330337, 2011-05-31 11:54:28, "CMD", 0, "0X17", "XRS_MAC_RUN ", "0X0C " 215330337, 2011-05-31 11:54:28, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X01 " 215330337, 2011-05-31 11:54:28, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215330342, 2011-05-31 11:54:33, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0101 " 215330342, 2011-05-31 11:54:33, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215330347, 2011-05-31 11:54:38, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100086B000000 " 215330347, 2011-05-31 11:54:38, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100225F000000 " 215330347, 2011-05-31 11:54:38, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0102 " 215330347, 2011-05-31 11:54:38, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215330352, 2011-05-31 11:54:43, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A6B000000 " 215330352, 2011-05-31 11:54:43, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100245F000000 " 215330352, 2011-05-31 11:54:43, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0103 " 215330352, 2011-05-31 11:54:43, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215330357, 2011-05-31 11:54:48, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C6B000000 " 215330357, 2011-05-31 11:54:48, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100265F000000 " 215330357, 2011-05-31 11:54:48, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0100 " 215330357, 2011-05-31 11:54:48, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E6B000000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100285F000000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0102005027100000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0202005027100000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0302005027100000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000000140000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000200050000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001003008000000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X8C12 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9613 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9614 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000C0FA00000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X00002D " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X0101B3 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000800D40000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010033DF000000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001004F48000000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010047C0000000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100495A000000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000236000000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002394000000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002594000000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002794000000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002994000000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002B89000000 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X90", "XRS_TEC_LEVEL ", "0X006969 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X91", "XRS_TEC_MODE ", "0X00 " 215330362, 2011-05-31 11:54:53, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0001 " 215330363, 2011-05-31 11:54:54, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X01 " 215330363, 2011-05-31 11:54:54, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X001E " 215330364, 2011-05-31 11:54:55, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215330364, 2011-05-31 11:54:55, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215330393, 2011-05-31 11:55:24, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X009600 " 215330393, 2011-05-31 11:55:24, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X079E04 " 215330393, 2011-05-31 11:55:24, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215330398, 2011-05-31 11:55:29, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X009600 " 215330398, 2011-05-31 11:55:29, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215330403, 2011-05-31 11:55:34, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079801 " 215330403, 2011-05-31 11:55:34, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215330408, 2011-05-31 11:55:39, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X078802 " 215330408, 2011-05-31 11:55:39, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215330413, 2011-05-31 11:55:44, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079503 " 215330413, 2011-05-31 11:55:44, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X012C " 215330713, 2011-05-31 12:00:44, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X000A " 215330713, 2011-05-31 12:00:44, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215330777, 2011-05-31 12:01:48, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215330777, 2011-05-31 12:01:48, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X02 " 215330777, 2011-05-31 12:01:48, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215330777, 2011-05-31 12:01:48, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0026 " 215330787, 2011-05-31 12:01:58, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215330787, 2011-05-31 12:01:58, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215330815, 2011-05-31 12:02:26, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00000000 " 215330815, 2011-05-31 12:02:26, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800000000 " 215330815, 2011-05-31 12:02:26, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215330817, 2011-05-31 12:02:28, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0000 " 215330817, 2011-05-31 12:02:28, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215330820, 2011-05-31 12:02:31, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215330820, 2011-05-31 12:02:31, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215334273, 2011-05-31 13:00:04, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215334274, 2011-05-31 13:00:05, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215334908, 2011-05-31 13:10:39, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215334909, 2011-05-31 13:10:40, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215336444, 2011-05-31 13:36:15, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X01C201C200 " 215336445, 2011-05-31 13:36:16, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215366367, 2011-05-31 21:54:58, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X00C800C800 " 215366368, 2011-05-31 21:54:59, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 215367347, 2011-05-31 22:11:18, "CMD", 0, "0X1D", "XRS_SAFE ", "0X " 215367347, 2011-05-31 22:11:18, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0005 " 215367347, 2011-05-31 22:11:18, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X00 " 215367347, 2011-05-31 22:11:18, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0000 " 215367347, 2011-05-31 22:11:18, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0100 " 215367347, 2011-05-31 22:11:18, "MAC", 0, "0XA0", "XRS_TLM_MODES ", "0X0200 " 215367347, 2011-05-31 22:11:18, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X003C " 215367347, 2011-05-31 22:11:18, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0062 " 215367445, 2011-05-31 22:12:56, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000800 " 215367445, 2011-05-31 22:12:56, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002200 " 215367445, 2011-05-31 22:12:56, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A00 " 215367445, 2011-05-31 22:12:56, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002400 " 215367445, 2011-05-31 22:12:56, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C00 " 215367445, 2011-05-31 22:12:56, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002600 " 215367445, 2011-05-31 22:12:56, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E00 " 215367445, 2011-05-31 22:12:56, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002800 " 215367445, 2011-05-31 22:12:56, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0002 " 215367447, 2011-05-31 22:12:58, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0005 " 215367447, 2011-05-31 22:12:58, "MAC", 0, "0X15", "XRS_MAC_NEST ", "0X0B " 215367447, 2011-05-31 22:12:58, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X00 " 215367447, 2011-05-31 22:12:58, "MAC", 0, "0XB0", "XRS_MAC_HALT_ALL ", "0X " 215373791, 2011-05-31 23:58:42, "CMD", 0, "0X1C", "XRS_MAC_RESTORE ", "0X " 215373800, 2011-05-31 23:58:51, "CMD", 0, "0X17", "XRS_MAC_RUN ", "0X0C " 215373800, 2011-05-31 23:58:51, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X01 " 215373800, 2011-05-31 23:58:51, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215373805, 2011-05-31 23:58:56, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0101 " 215373805, 2011-05-31 23:58:56, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215373810, 2011-05-31 23:59:01, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100086B000000 " 215373810, 2011-05-31 23:59:01, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100225F000000 " 215373810, 2011-05-31 23:59:01, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0102 " 215373810, 2011-05-31 23:59:01, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215373815, 2011-05-31 23:59:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A6B000000 " 215373815, 2011-05-31 23:59:06, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100245F000000 " 215373815, 2011-05-31 23:59:06, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0103 " 215373815, 2011-05-31 23:59:06, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215373820, 2011-05-31 23:59:11, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C6B000000 " 215373820, 2011-05-31 23:59:11, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100265F000000 " 215373820, 2011-05-31 23:59:11, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0100 " 215373820, 2011-05-31 23:59:11, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E6B000000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100285F000000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0102005027100000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0202005027100000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0302005027100000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000000140000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000200050000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001003008000000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X8C12 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9613 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9614 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000C0FA00000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X00002D " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X0101B3 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000800D40000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010033DF000000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001004F48000000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010047C0000000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100495A000000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000236000000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002394000000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002594000000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002794000000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002994000000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002B89000000 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X90", "XRS_TEC_LEVEL ", "0X006969 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X91", "XRS_TEC_MODE ", "0X00 " 215373825, 2011-05-31 23:59:16, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0001 " 215373826, 2011-05-31 23:59:17, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X01 " 215373826, 2011-05-31 23:59:17, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X001E " 215373827, 2011-05-31 23:59:18, "MAC", 0, "0X50", "XRS_HV_CONTROL ", "0X0000 " 215373827, 2011-05-31 23:59:18, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 215373856, 2011-05-31 23:59:47, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X009600 " 215373856, 2011-05-31 23:59:47, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X079E04 " 215373856, 2011-05-31 23:59:47, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215373861, 2011-05-31 23:59:52, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X009600 " 215373861, 2011-05-31 23:59:52, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 215373866, 2011-05-31 23:59:57, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079801 " 215373866, 2011-05-31 23:59:57, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 "