240050811, 2012-03-12 14:42:25, "CMD", 0, "0X1C", "XRS_MAC_RESTORE ", "0X " 240050820, 2012-03-12 14:42:34, "CMD", 0, "0X17", "XRS_MAC_RUN ", "0X0C " 240050820, 2012-03-12 14:42:34, "MAC", 0, "0X0C", "XRS_MON_CNTRL ", "0X01 " 240050820, 2012-03-12 14:42:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001003000000000 " 240050820, 2012-03-12 14:42:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010033FF000000 " 240050820, 2012-03-12 14:42:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001001BFF000000 " 240050820, 2012-03-12 14:42:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002E00000000 " 240050820, 2012-03-12 14:42:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001003FFF000000 " 240050820, 2012-03-12 14:42:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010041FF000000 " 240050820, 2012-03-12 14:42:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010043FF000000 " 240050820, 2012-03-12 14:42:34, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010045FF000000 " 240050820, 2012-03-12 14:42:34, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 240050825, 2012-03-12 14:42:39, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001001BFA000000 " 240050825, 2012-03-12 14:42:39, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002E08000000 " 240050825, 2012-03-12 14:42:39, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001003FB3000000 " 240050825, 2012-03-12 14:42:39, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010041B5000000 " 240050825, 2012-03-12 14:42:39, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010043B4000000 " 240050825, 2012-03-12 14:42:39, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010045B2000000 " 240050825, 2012-03-12 14:42:39, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0101 " 240050825, 2012-03-12 14:42:39, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 240050830, 2012-03-12 14:42:44, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100086B000000 " 240050830, 2012-03-12 14:42:44, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100225F000000 " 240050830, 2012-03-12 14:42:44, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0102 " 240050830, 2012-03-12 14:42:44, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 240050835, 2012-03-12 14:42:49, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000A6B000000 " 240050835, 2012-03-12 14:42:49, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100245F000000 " 240050835, 2012-03-12 14:42:49, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0103 " 240050835, 2012-03-12 14:42:49, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 240050840, 2012-03-12 14:42:54, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000C6B000000 " 240050840, 2012-03-12 14:42:54, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100265F000000 " 240050840, 2012-03-12 14:42:54, "MAC", 0, "0X80", "XRS_SEN_ANLG_PWR ", "0X0100 " 240050840, 2012-03-12 14:42:54, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000E6B000000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100285F000000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0102005027100000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0202005027100000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0302005027100000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000000140000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0502000200050000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X8C12 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9613 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X82", "XRS_SEN_THRESH ", "0X9614 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000C0FA00000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X00002D " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X41", "XRS_FLR_WAIT ", "0X0101B3 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0A02000800D40000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001004F48000000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010047C0000000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X000100495A000000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001000236000000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002394000000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002594000000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002794000000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002994000000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001002B89000000 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X90", "XRS_TEC_LEVEL ", "0X006969 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X91", "XRS_TEC_MODE ", "0X00 " 240050845, 2012-03-12 14:42:59, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0001 " 240050846, 2012-03-12 14:43:00, "MAC", 0, "0X92", "XRS_TEC_POWER ", "0X01 " 240050846, 2012-03-12 14:43:00, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X001E " 240050876, 2012-03-12 14:43:30, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X009600 " 240050876, 2012-03-12 14:43:30, "MAC", 0, "0X52", "XRS_HV_LIMIT ", "0X079E04 " 240050876, 2012-03-12 14:43:30, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 240050881, 2012-03-12 14:43:35, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X0001003008000000 " 240050881, 2012-03-12 14:43:35, "MAC", 0, "0X0A", "XRS_MEM_STR_LOAD ", "0X00010033DF000000 " 240050881, 2012-03-12 14:43:35, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X009600 " 240050881, 2012-03-12 14:43:35, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 240050886, 2012-03-12 14:43:40, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079801 " 240050886, 2012-03-12 14:43:40, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 240050891, 2012-03-12 14:43:45, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X078802 " 240050891, 2012-03-12 14:43:45, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X0005 " 240050896, 2012-03-12 14:43:50, "MAC", 0, "0X51", "XRS_HV_LEVEL ", "0X079503 " 240050896, 2012-03-12 14:43:50, "MAC", 0, "0X11", "XRS_MAC_DELAY ", "0X012C " 240051196, 2012-03-12 14:48:50, "MAC", 0, "0X0D", "XRS_STAT_INT ", "0X000A " 240051196, 2012-03-12 14:48:50, "MAC", 0, "0X12", "XRS_MAC_END ", "0X " 240081901, 2012-03-12 23:20:35, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X0064006400 " 240081902, 2012-03-12 23:20:36, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 240082161, 2012-03-12 23:24:55, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X0014001400 " 240082162, 2012-03-12 23:24:56, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 240082752, 2012-03-12 23:34:46, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X0014001400 " 240082753, 2012-03-12 23:34:47, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 " 240084161, 2012-03-12 23:58:15, "CMD", 0, "0X62", "XRS_PERIODS_NOM ", "0X0064006400 " 240084162, 2012-03-12 23:58:16, "CMD", 0, "0X60", "XRS_PERIODS_END ", "0X04 "